CMSIS-Core (Cortex-A)  
CMSIS-Core support for Cortex-A processor-based devices
 
Loading...
Searching...
No Matches
TLB maintenance operations

This section describes the TLB operations that are implemented on all Armv7-A implementations.

TLB maintenance operations provide a mechanism to invalidate entries from a TLB.

Consider using Memory Management Unit Functions instead of raw register usage.