1 <!-- HTML header for doxygen 1.9.6-->
2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
8 <title>CMSIS-Core (Cortex-A): Auxiliary Control Register (ACTLR)</title>
9 <link href="doxygen.css" rel="stylesheet" type="text/css"/>
10 <link href="tabs.css" rel="stylesheet" type="text/css"/>
11 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
12 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
13 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
14 <script type="text/javascript" src="jquery.js"></script>
15 <script type="text/javascript" src="dynsections.js"></script>
16 <script type="text/javascript" src="printComponentTabs.js"></script>
17 <script type="text/javascript" src="footer.js"></script>
18 <script type="text/javascript" src="navtree.js"></script>
19 <link href="navtree.css" rel="stylesheet" type="text/css"/>
20 <script type="text/javascript" src="resize.js"></script>
21 <script type="text/javascript" src="navtreedata.js"></script>
22 <script type="text/javascript" src="navtree.js"></script>
23 <link href="search/search.css" rel="stylesheet" type="text/css"/>
24 <script type="text/javascript" src="search/searchdata.js"></script>
25 <script type="text/javascript" src="search/search.js"></script>
26 <script type="text/javascript">
27 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
28 $(document).ready(function() { init_search(); });
31 <script type="text/javascript" src="darkmode_toggle.js"></script>
32 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
33 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
34 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
35 <link href="version.css" rel="stylesheet" type="text/css" />
36 <script type="text/javascript" src="../../../version.js"></script>
39 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
41 <table cellspacing="0" cellpadding="0">
43 <tr style="height: 55px;">
44 <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
45 <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
46 <div id="projectname">CMSIS-Core (Cortex-A)
47  <span id="projectnumber"><script type="text/javascript">
49 writeHeader.call(this);
50 writeVersionDropdown.call(this);
55 <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
57 <td> <div id="MSearchBox" class="MSearchBoxInactive">
59 <span id="MSearchSelect" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"> </span>
60 <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
61 onfocus="searchBox.OnSearchFieldFocus(true)"
62 onblur="searchBox.OnSearchFieldFocus(false)"
63 onkeyup="searchBox.OnSearchFieldChange(event)"/>
64 </span><span class="right">
65 <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
69 <!--END !PROJECT_NAME-->
74 <!-- end header part -->
75 <div id="CMSISnav" class="tabs1">
77 <script type="text/javascript">
78 writeComponentTabs.call(this);
82 <script type="text/javascript">
83 writeSubComponentTabs.call(this);
85 <!-- Generated by Doxygen 1.9.6 -->
86 <script type="text/javascript">
87 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
88 var searchBox = new SearchBox("searchBox", "search/",'.html');
92 <div id="side-nav" class="ui-resizable side-nav-resizable">
94 <div id="nav-tree-contents">
95 <div id="nav-sync" class="sync"></div>
98 <div id="splitbar" style="-moz-user-select:none;"
99 class="ui-resizable-handle">
102 <script type="text/javascript">
103 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
104 $(document).ready(function(){initNavTree('group__CMSIS__ACTLR.html',''); initResizable(); });
107 <div id="doc-content">
108 <!-- window showing the filter options -->
109 <div id="MSearchSelectWindow"
110 onmouseover="return searchBox.OnSearchSelectShow()"
111 onmouseout="return searchBox.OnSearchSelectHide()"
112 onkeydown="return searchBox.OnSearchSelectKey(event)">
115 <!-- iframe showing the search results (closed by default) -->
116 <div id="MSearchResultsWindow">
117 <div id="MSearchResults">
120 <div id="SRResults"></div>
121 <div class="SRStatus" id="Loading">Loading...</div>
122 <div class="SRStatus" id="Searching">Searching...</div>
123 <div class="SRStatus" id="NoMatches">No Matches</div>
130 <div class="summary">
131 <a href="#groups">Content</a> |
132 <a href="#nested-classes">Data Structures</a> </div>
133 <div class="headertitle"><div class="title">Auxiliary Control Register (ACTLR)<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Core Register Access</a></div></div></div>
135 <div class="contents">
137 <p>The ACTLR provides IMPLEMENTATION DEFINED configuration and control options.
138 <a href="#details">More...</a></p>
139 <table class="memberdecls">
140 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
141 Content</h2></td></tr>
142 <tr class="memitem:group__CMSIS__ACTLR__BITS"><td class="memItemLeft" align="right" valign="top"> </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html">ACTLR Bits</a></td></tr>
143 <tr class="memdesc:group__CMSIS__ACTLR__BITS"><td class="mdescLeft"> </td><td class="mdescRight">Bit position and mask macros. <br /></td></tr>
144 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
145 </table><table class="memberdecls">
146 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
147 Data Structures</h2></td></tr>
148 <tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="structACTLR__Type.html">ACTLR_Type</a></td></tr>
149 <tr class="memdesc:"><td class="mdescLeft"> </td><td class="mdescRight">Bit field declaration for ACTLR layout. <a href="structACTLR__Type.html#details">More...</a><br /></td></tr>
150 <tr class="separator:"><td class="memSeparator" colspan="2"> </td></tr>
152 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
153 <p>The ACTLR characteristics are differs between various Armv7-A implementations.</p>
154 <p><b>Cortex-A5</b></p>
155 <table class="markdownTable">
156 <tr class="markdownTableHead">
157 <th class="markdownTableHeadLeft">Bits </th><th class="markdownTableHeadLeft">Name </th><th class="markdownTableHeadLeft">Function </th></tr>
158 <tr class="markdownTableRowOdd">
159 <td class="markdownTableBodyLeft">[31:29] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
160 <tr class="markdownTableRowEven">
161 <td class="markdownTableBodyLeft">[28] </td><td class="markdownTableBodyLeft">DBDI </td><td class="markdownTableBodyLeft">Disable Branch Dual Issue </td></tr>
162 <tr class="markdownTableRowOdd">
163 <td class="markdownTableBodyLeft">[27:19] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
164 <tr class="markdownTableRowEven">
165 <td class="markdownTableBodyLeft">[18] </td><td class="markdownTableBodyLeft">BTDIS </td><td class="markdownTableBodyLeft">Disable indirect Branch Target Address Cache (BTAC). </td></tr>
166 <tr class="markdownTableRowOdd">
167 <td class="markdownTableBodyLeft">[17] </td><td class="markdownTableBodyLeft">RSDIS </td><td class="markdownTableBodyLeft">Disable return stack operation. </td></tr>
168 <tr class="markdownTableRowEven">
169 <td class="markdownTableBodyLeft">[16:15] </td><td class="markdownTableBodyLeft">BP </td><td class="markdownTableBodyLeft">Branch prediction policy. </td></tr>
170 <tr class="markdownTableRowOdd">
171 <td class="markdownTableBodyLeft">[14:13] </td><td class="markdownTableBodyLeft">L1PCTL </td><td class="markdownTableBodyLeft">L1 Data prefetch control. </td></tr>
172 <tr class="markdownTableRowEven">
173 <td class="markdownTableBodyLeft">[12] </td><td class="markdownTableBodyLeft">RADIS </td><td class="markdownTableBodyLeft">Disable Data Cache read-allocate mode. </td></tr>
174 <tr class="markdownTableRowOdd">
175 <td class="markdownTableBodyLeft">[11] </td><td class="markdownTableBodyLeft">DWBST </td><td class="markdownTableBodyLeft">Disable AXI data write bursts to Normal memory. </td></tr>
176 <tr class="markdownTableRowEven">
177 <td class="markdownTableBodyLeft">[10] </td><td class="markdownTableBodyLeft">DODMBS </td><td class="markdownTableBodyLeft">Disable optimized data memory barrier behavior. </td></tr>
178 <tr class="markdownTableRowOdd">
179 <td class="markdownTableBodyLeft">[9:8] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
180 <tr class="markdownTableRowEven">
181 <td class="markdownTableBodyLeft">[7] </td><td class="markdownTableBodyLeft">EXCL </td><td class="markdownTableBodyLeft">Exclusive L1/L2 cache control. </td></tr>
182 <tr class="markdownTableRowOdd">
183 <td class="markdownTableBodyLeft">[6] </td><td class="markdownTableBodyLeft">SMP </td><td class="markdownTableBodyLeft">Enables coherent requests to the processor. </td></tr>
184 <tr class="markdownTableRowEven">
185 <td class="markdownTableBodyLeft">[5:1] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
186 <tr class="markdownTableRowOdd">
187 <td class="markdownTableBodyLeft">[0] </td><td class="markdownTableBodyLeft">FW </td><td class="markdownTableBodyLeft">Cache and TLB maintenance broadcast. </td></tr>
189 <p><b>Cortex-A7</b></p>
190 <table class="markdownTable">
191 <tr class="markdownTableHead">
192 <th class="markdownTableHeadLeft">Bits </th><th class="markdownTableHeadLeft">Name </th><th class="markdownTableHeadLeft">Function </th></tr>
193 <tr class="markdownTableRowOdd">
194 <td class="markdownTableBodyLeft">[31:29] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
195 <tr class="markdownTableRowEven">
196 <td class="markdownTableBodyLeft">[28] </td><td class="markdownTableBodyLeft">DDI </td><td class="markdownTableBodyLeft">Disable Dual Issue </td></tr>
197 <tr class="markdownTableRowOdd">
198 <td class="markdownTableBodyLeft">[27:16] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
199 <tr class="markdownTableRowEven">
200 <td class="markdownTableBodyLeft">[15] </td><td class="markdownTableBodyLeft">DDVM </td><td class="markdownTableBodyLeft">Disable Distributed Virtual Memory transactions. </td></tr>
201 <tr class="markdownTableRowOdd">
202 <td class="markdownTableBodyLeft">[14:13] </td><td class="markdownTableBodyLeft">L1PCTL </td><td class="markdownTableBodyLeft">L1 Data prefetch control. </td></tr>
203 <tr class="markdownTableRowEven">
204 <td class="markdownTableBodyLeft">[12] </td><td class="markdownTableBodyLeft">L1RADIS </td><td class="markdownTableBodyLeft">L1 Data Cache read-allocate mode disable. </td></tr>
205 <tr class="markdownTableRowOdd">
206 <td class="markdownTableBodyLeft">[11] </td><td class="markdownTableBodyLeft">L2RADIS </td><td class="markdownTableBodyLeft">L2 Data Cache read-allocate mode disable. </td></tr>
207 <tr class="markdownTableRowEven">
208 <td class="markdownTableBodyLeft">[10] </td><td class="markdownTableBodyLeft">DODMBS </td><td class="markdownTableBodyLeft">Disable optimized data memory barrier behavior. </td></tr>
209 <tr class="markdownTableRowOdd">
210 <td class="markdownTableBodyLeft">[9:7] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
211 <tr class="markdownTableRowEven">
212 <td class="markdownTableBodyLeft">[6] </td><td class="markdownTableBodyLeft">SMP </td><td class="markdownTableBodyLeft">Enables coherent requests to the processor. </td></tr>
213 <tr class="markdownTableRowOdd">
214 <td class="markdownTableBodyLeft">[5:0] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
216 <p><b>Cortex-A9</b></p>
217 <table class="markdownTable">
218 <tr class="markdownTableHead">
219 <th class="markdownTableHeadLeft">Bits </th><th class="markdownTableHeadLeft">Name </th><th class="markdownTableHeadLeft">Function </th></tr>
220 <tr class="markdownTableRowOdd">
221 <td class="markdownTableBodyLeft">[31:10] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
222 <tr class="markdownTableRowEven">
223 <td class="markdownTableBodyLeft">[9] </td><td class="markdownTableBodyLeft">PARITY </td><td class="markdownTableBodyLeft">Support for parity checking, if implemented. </td></tr>
224 <tr class="markdownTableRowOdd">
225 <td class="markdownTableBodyLeft">[8] </td><td class="markdownTableBodyLeft">AOW </td><td class="markdownTableBodyLeft">Enable allocation in one cache way only. </td></tr>
226 <tr class="markdownTableRowEven">
227 <td class="markdownTableBodyLeft">[7] </td><td class="markdownTableBodyLeft">EXCL </td><td class="markdownTableBodyLeft">Exclusive L1/L2 cache control. </td></tr>
228 <tr class="markdownTableRowOdd">
229 <td class="markdownTableBodyLeft">[6] </td><td class="markdownTableBodyLeft">SMP </td><td class="markdownTableBodyLeft">Enables coherent requests to the processor. </td></tr>
230 <tr class="markdownTableRowEven">
231 <td class="markdownTableBodyLeft">[5:4] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
232 <tr class="markdownTableRowOdd">
233 <td class="markdownTableBodyLeft">[3] </td><td class="markdownTableBodyLeft">WFLZM </td><td class="markdownTableBodyLeft">Enable write full line of zeros modea. </td></tr>
234 <tr class="markdownTableRowEven">
235 <td class="markdownTableBodyLeft">[2] </td><td class="markdownTableBodyLeft">L1PE </td><td class="markdownTableBodyLeft">Dside prefetch. </td></tr>
236 <tr class="markdownTableRowOdd">
237 <td class="markdownTableBodyLeft">[1] </td><td class="markdownTableBodyLeft">- </td><td class="markdownTableBodyLeft">Reserved. </td></tr>
238 <tr class="markdownTableRowEven">
239 <td class="markdownTableBodyLeft">[0] </td><td class="markdownTableBodyLeft">FW </td><td class="markdownTableBodyLeft">Cache and TLB maintenance broadcast. </td></tr>
241 <p>Consider using __get_ACTLR and __set_ACTRL to access ACTRL register. </p>
242 </div><!-- contents -->
243 </div><!-- doc-content -->
244 <!-- start footer part -->
245 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
248 <script type="text/javascript">
250 writeFooter.call(this);