1 <!-- HTML header for doxygen 1.9.6-->
2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
8 <title>CMSIS-Driver: Driver_USART.h File Reference</title>
9 <link href="doxygen.css" rel="stylesheet" type="text/css"/>
10 <link href="tabs.css" rel="stylesheet" type="text/css"/>
11 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
12 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
13 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
14 <script type="text/javascript" src="jquery.js"></script>
15 <script type="text/javascript" src="dynsections.js"></script>
16 <script type="text/javascript" src="printComponentTabs.js"></script>
17 <script type="text/javascript" src="footer.js"></script>
18 <script type="text/javascript" src="navtree.js"></script>
19 <link href="navtree.css" rel="stylesheet" type="text/css"/>
20 <script type="text/javascript" src="resize.js"></script>
21 <script type="text/javascript" src="navtreedata.js"></script>
22 <script type="text/javascript" src="navtree.js"></script>
23 <link href="search/search.css" rel="stylesheet" type="text/css"/>
24 <script type="text/javascript" src="search/searchdata.js"></script>
25 <script type="text/javascript" src="search/search.js"></script>
26 <script type="text/javascript">
27 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
28 $(document).ready(function() { init_search(); });
31 <script type="text/javascript" src="darkmode_toggle.js"></script>
32 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
33 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
34 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
35 <link href="version.css" rel="stylesheet" type="text/css" />
36 <script type="text/javascript" src="../../version.js"></script>
39 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
41 <table cellspacing="0" cellpadding="0">
43 <tr style="height: 55px;">
44 <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
45 <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
46 <div id="projectname">CMSIS-Driver
47  <span id="projectnumber"><script type="text/javascript">
49 writeHeader.call(this);
50 writeVersionDropdown.call(this, "CMSIS-Driver");
55 <div id="projectbrief">Peripheral Interface for Middleware and Application Code</div>
57 <td> <div id="MSearchBox" class="MSearchBoxInactive">
59 <span id="MSearchSelect" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"> </span>
60 <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
61 onfocus="searchBox.OnSearchFieldFocus(true)"
62 onblur="searchBox.OnSearchFieldFocus(false)"
63 onkeyup="searchBox.OnSearchFieldChange(event)"/>
64 </span><span class="right">
65 <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
69 <!--END !PROJECT_NAME-->
74 <!-- end header part -->
75 <div id="CMSISnav" class="tabs1">
77 <script type="text/javascript">
78 writeComponentTabs.call(this);
82 <script type="text/javascript">
83 writeSubComponentTabs.call(this);
85 <!-- Generated by Doxygen 1.9.6 -->
86 <script type="text/javascript">
87 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
88 var searchBox = new SearchBox("searchBox", "search/",'.html');
92 <div id="side-nav" class="ui-resizable side-nav-resizable">
94 <div id="nav-tree-contents">
95 <div id="nav-sync" class="sync"></div>
98 <div id="splitbar" style="-moz-user-select:none;"
99 class="ui-resizable-handle">
102 <script type="text/javascript">
103 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
104 $(document).ready(function(){initNavTree('Driver__USART_8h.html',''); initResizable(); });
107 <div id="doc-content">
108 <!-- window showing the filter options -->
109 <div id="MSearchSelectWindow"
110 onmouseover="return searchBox.OnSearchSelectShow()"
111 onmouseout="return searchBox.OnSearchSelectHide()"
112 onkeydown="return searchBox.OnSearchSelectKey(event)">
115 <!-- iframe showing the search results (closed by default) -->
116 <div id="MSearchResultsWindow">
117 <div id="MSearchResults">
120 <div id="SRResults"></div>
121 <div class="SRStatus" id="Loading">Loading...</div>
122 <div class="SRStatus" id="Searching">Searching...</div>
123 <div class="SRStatus" id="NoMatches">No Matches</div>
130 <div class="summary">
131 <a href="#nested-classes">Data Structures</a> |
132 <a href="#define-members">Macros</a> |
133 <a href="#typedef-members">Typedefs</a> |
134 <a href="#enum-members">Enumerations</a> </div>
135 <div class="headertitle"><div class="title">Driver_USART.h File Reference</div></div>
137 <div class="contents">
138 <table class="memberdecls">
139 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
140 Data Structures</h2></td></tr>
141 <tr class="memitem:structARM__USART__STATUS"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#structARM__USART__STATUS">ARM_USART_STATUS</a></td></tr>
142 <tr class="memdesc:structARM__USART__STATUS"><td class="mdescLeft"> </td><td class="mdescRight">USART Status. <a href="group__usart__interface__gr.html#structARM__USART__STATUS">More...</a><br /></td></tr>
143 <tr class="separator:structARM__USART__STATUS"><td class="memSeparator" colspan="2"> </td></tr>
144 <tr class="memitem:structARM__USART__MODEM__STATUS"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#structARM__USART__MODEM__STATUS">ARM_USART_MODEM_STATUS</a></td></tr>
145 <tr class="memdesc:structARM__USART__MODEM__STATUS"><td class="mdescLeft"> </td><td class="mdescRight">USART Modem Status. <a href="group__usart__interface__gr.html#structARM__USART__MODEM__STATUS">More...</a><br /></td></tr>
146 <tr class="separator:structARM__USART__MODEM__STATUS"><td class="memSeparator" colspan="2"> </td></tr>
147 <tr class="memitem:structARM__USART__CAPABILITIES"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#structARM__USART__CAPABILITIES">ARM_USART_CAPABILITIES</a></td></tr>
148 <tr class="memdesc:structARM__USART__CAPABILITIES"><td class="mdescLeft"> </td><td class="mdescRight">USART Device Driver Capabilities. <a href="group__usart__interface__gr.html#structARM__USART__CAPABILITIES">More...</a><br /></td></tr>
149 <tr class="separator:structARM__USART__CAPABILITIES"><td class="memSeparator" colspan="2"> </td></tr>
150 <tr class="memitem:structARM__DRIVER__USART"><td class="memItemLeft" align="right" valign="top">struct  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#structARM__DRIVER__USART">ARM_DRIVER_USART</a></td></tr>
151 <tr class="memdesc:structARM__DRIVER__USART"><td class="mdescLeft"> </td><td class="mdescRight">Access structure of the USART Driver. <a href="group__usart__interface__gr.html#structARM__DRIVER__USART">More...</a><br /></td></tr>
152 <tr class="separator:structARM__DRIVER__USART"><td class="memSeparator" colspan="2"> </td></tr>
153 </table><table class="memberdecls">
154 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
155 Macros</h2></td></tr>
156 <tr class="memitem:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#ab37a12fd0981e09c42ea42684a5dfbab">ARM_USART_API_VERSION</a>   <a class="el" href="Driver__Common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,4) /* API version */</td></tr>
157 <tr class="separator:ab37a12fd0981e09c42ea42684a5dfbab"><td class="memSeparator" colspan="2"> </td></tr>
158 <tr class="memitem:adf67ff652d2129cedaa488d2a600561e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#adf67ff652d2129cedaa488d2a600561e">_ARM_Driver_USART_</a>(n)   Driver_USART##n</td></tr>
159 <tr class="separator:adf67ff652d2129cedaa488d2a600561e"><td class="memSeparator" colspan="2"> </td></tr>
160 <tr class="memitem:aa083b8827ae5e70779e0b70d617da0e1"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#aa083b8827ae5e70779e0b70d617da0e1">ARM_Driver_USART_</a>(n)   <a class="el" href="Driver__USART_8h.html#adf67ff652d2129cedaa488d2a600561e">_ARM_Driver_USART_</a>(n)</td></tr>
161 <tr class="separator:aa083b8827ae5e70779e0b70d617da0e1"><td class="memSeparator" colspan="2"> </td></tr>
162 <tr class="memitem:ab654e36e71012c28b91273e96827e1b8"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>   0</td></tr>
163 <tr class="separator:ab654e36e71012c28b91273e96827e1b8"><td class="memSeparator" colspan="2"> </td></tr>
164 <tr class="memitem:a253d29333d1a40d0401a02f9675a90fd"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a253d29333d1a40d0401a02f9675a90fd">ARM_USART_CONTROL_Msk</a>   (0xFFUL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
165 <tr class="separator:a253d29333d1a40d0401a02f9675a90fd"><td class="memSeparator" colspan="2"> </td></tr>
166 <tr class="memitem:gad85039731478c924d3b418ec00768388"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gad85039731478c924d3b418ec00768388">ARM_USART_MODE_ASYNCHRONOUS</a>   (0x01UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
167 <tr class="memdesc:gad85039731478c924d3b418ec00768388"><td class="mdescLeft"> </td><td class="mdescRight">UART (Asynchronous); arg = Baudrate. <br /></td></tr>
168 <tr class="separator:gad85039731478c924d3b418ec00768388"><td class="memSeparator" colspan="2"> </td></tr>
169 <tr class="memitem:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga7d3e9e0e838a3f15f8661983b9ac4573">ARM_USART_MODE_SYNCHRONOUS_MASTER</a>   (0x02UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
170 <tr class="memdesc:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="mdescLeft"> </td><td class="mdescRight">Synchronous Master (generates clock signal); arg = Baudrate. <br /></td></tr>
171 <tr class="separator:ga7d3e9e0e838a3f15f8661983b9ac4573"><td class="memSeparator" colspan="2"> </td></tr>
172 <tr class="memitem:gae78778475f3fab09a080c2279afc69fa"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gae78778475f3fab09a080c2279afc69fa">ARM_USART_MODE_SYNCHRONOUS_SLAVE</a>   (0x03UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
173 <tr class="memdesc:gae78778475f3fab09a080c2279afc69fa"><td class="mdescLeft"> </td><td class="mdescRight">Synchronous Slave (external clock signal) <br /></td></tr>
174 <tr class="separator:gae78778475f3fab09a080c2279afc69fa"><td class="memSeparator" colspan="2"> </td></tr>
175 <tr class="memitem:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga4132136971d4f93f2e6a87c6775a9bb0">ARM_USART_MODE_SINGLE_WIRE</a>   (0x04UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
176 <tr class="memdesc:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="mdescLeft"> </td><td class="mdescRight">UART Single-wire (half-duplex); arg = Baudrate. <br /></td></tr>
177 <tr class="separator:ga4132136971d4f93f2e6a87c6775a9bb0"><td class="memSeparator" colspan="2"> </td></tr>
178 <tr class="memitem:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#ga458f4f60d1d772cfd7567ae424d9aad9">ARM_USART_MODE_IRDA</a>   (0x05UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
179 <tr class="memdesc:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="mdescLeft"> </td><td class="mdescRight">UART IrDA; arg = Baudrate. <br /></td></tr>
180 <tr class="separator:ga458f4f60d1d772cfd7567ae424d9aad9"><td class="memSeparator" colspan="2"> </td></tr>
181 <tr class="memitem:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__mode__control.html#gade65a1c27d9097d9ef0e86c02b55cecd">ARM_USART_MODE_SMART_CARD</a>   (0x06UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
182 <tr class="memdesc:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="mdescLeft"> </td><td class="mdescRight">UART Smart Card; arg = Baudrate. <br /></td></tr>
183 <tr class="separator:gade65a1c27d9097d9ef0e86c02b55cecd"><td class="memSeparator" colspan="2"> </td></tr>
184 <tr class="memitem:a08696262ebd491edf1e7865ebe93a81f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>   8</td></tr>
185 <tr class="separator:a08696262ebd491edf1e7865ebe93a81f"><td class="memSeparator" colspan="2"> </td></tr>
186 <tr class="memitem:a84581b0925c149db3ca28d2656107656"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a84581b0925c149db3ca28d2656107656">ARM_USART_DATA_BITS_Msk</a>   (7UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
187 <tr class="separator:a84581b0925c149db3ca28d2656107656"><td class="memSeparator" colspan="2"> </td></tr>
188 <tr class="memitem:ga981ff25b4ff806f743d1af4575b87339"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#ga981ff25b4ff806f743d1af4575b87339">ARM_USART_DATA_BITS_5</a>   (5UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
189 <tr class="memdesc:ga981ff25b4ff806f743d1af4575b87339"><td class="mdescLeft"> </td><td class="mdescRight">5 Data bits <br /></td></tr>
190 <tr class="separator:ga981ff25b4ff806f743d1af4575b87339"><td class="memSeparator" colspan="2"> </td></tr>
191 <tr class="memitem:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#ga92ba3d6cea5cd5c0b661667539a9e43c">ARM_USART_DATA_BITS_6</a>   (6UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
192 <tr class="memdesc:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="mdescLeft"> </td><td class="mdescRight">6 Data bit <br /></td></tr>
193 <tr class="separator:ga92ba3d6cea5cd5c0b661667539a9e43c"><td class="memSeparator" colspan="2"> </td></tr>
194 <tr class="memitem:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gad86a2d971ce521c6f6eda28d4f8786a4">ARM_USART_DATA_BITS_7</a>   (7UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
195 <tr class="memdesc:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="mdescLeft"> </td><td class="mdescRight">7 Data bits <br /></td></tr>
196 <tr class="separator:gad86a2d971ce521c6f6eda28d4f8786a4"><td class="memSeparator" colspan="2"> </td></tr>
197 <tr class="memitem:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gadc5e8d17b5c69cd7f9135b849c2a4586">ARM_USART_DATA_BITS_8</a>   (0UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
198 <tr class="memdesc:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="mdescLeft"> </td><td class="mdescRight">8 Data bits (default) <br /></td></tr>
199 <tr class="separator:gadc5e8d17b5c69cd7f9135b849c2a4586"><td class="memSeparator" colspan="2"> </td></tr>
200 <tr class="memitem:gae238a08198dc7ac6178ae0a2a95a2764"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__data__bits.html#gae238a08198dc7ac6178ae0a2a95a2764">ARM_USART_DATA_BITS_9</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td></tr>
201 <tr class="memdesc:gae238a08198dc7ac6178ae0a2a95a2764"><td class="mdescLeft"> </td><td class="mdescRight">9 Data bits <br /></td></tr>
202 <tr class="separator:gae238a08198dc7ac6178ae0a2a95a2764"><td class="memSeparator" colspan="2"> </td></tr>
203 <tr class="memitem:a2ce50af2e58db12c25a5791080aca258"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>   12</td></tr>
204 <tr class="separator:a2ce50af2e58db12c25a5791080aca258"><td class="memSeparator" colspan="2"> </td></tr>
205 <tr class="memitem:a434c48980c65129c01aa5bc1c8e22898"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a434c48980c65129c01aa5bc1c8e22898">ARM_USART_PARITY_Msk</a>   (3UL << <a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>)</td></tr>
206 <tr class="separator:a434c48980c65129c01aa5bc1c8e22898"><td class="memSeparator" colspan="2"> </td></tr>
207 <tr class="memitem:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#ga141a64650f99a1f642c3b3b6ced0eb8d">ARM_USART_PARITY_NONE</a>   (0UL << <a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>)</td></tr>
208 <tr class="memdesc:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="mdescLeft"> </td><td class="mdescRight">No Parity (default) <br /></td></tr>
209 <tr class="separator:ga141a64650f99a1f642c3b3b6ced0eb8d"><td class="memSeparator" colspan="2"> </td></tr>
210 <tr class="memitem:gabc35e8dd2cbebb730abf36959e87a207"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#gabc35e8dd2cbebb730abf36959e87a207">ARM_USART_PARITY_EVEN</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>)</td></tr>
211 <tr class="memdesc:gabc35e8dd2cbebb730abf36959e87a207"><td class="mdescLeft"> </td><td class="mdescRight">Even Parity. <br /></td></tr>
212 <tr class="separator:gabc35e8dd2cbebb730abf36959e87a207"><td class="memSeparator" colspan="2"> </td></tr>
213 <tr class="memitem:ga02f30181eedd3b04d650dd507bf40d6d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__parity__bit.html#ga02f30181eedd3b04d650dd507bf40d6d">ARM_USART_PARITY_ODD</a>   (2UL << <a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>)</td></tr>
214 <tr class="memdesc:ga02f30181eedd3b04d650dd507bf40d6d"><td class="mdescLeft"> </td><td class="mdescRight">Odd Parity. <br /></td></tr>
215 <tr class="separator:ga02f30181eedd3b04d650dd507bf40d6d"><td class="memSeparator" colspan="2"> </td></tr>
216 <tr class="memitem:ac73d045a0058006dbdc64a6d43772217"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>   14</td></tr>
217 <tr class="separator:ac73d045a0058006dbdc64a6d43772217"><td class="memSeparator" colspan="2"> </td></tr>
218 <tr class="memitem:aff72dd7b794cf2be5b5edca180be7a40"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#aff72dd7b794cf2be5b5edca180be7a40">ARM_USART_STOP_BITS_Msk</a>   (3UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td></tr>
219 <tr class="separator:aff72dd7b794cf2be5b5edca180be7a40"><td class="memSeparator" colspan="2"> </td></tr>
220 <tr class="memitem:ga45f51a51e654b4753a538ed33f0d7d78"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga45f51a51e654b4753a538ed33f0d7d78">ARM_USART_STOP_BITS_1</a>   (0UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td></tr>
221 <tr class="memdesc:ga45f51a51e654b4753a538ed33f0d7d78"><td class="mdescLeft"> </td><td class="mdescRight">1 Stop bit (default) <br /></td></tr>
222 <tr class="separator:ga45f51a51e654b4753a538ed33f0d7d78"><td class="memSeparator" colspan="2"> </td></tr>
223 <tr class="memitem:ga17f034b5f0d0328dc636b403d1954795"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga17f034b5f0d0328dc636b403d1954795">ARM_USART_STOP_BITS_2</a>   (1UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td></tr>
224 <tr class="memdesc:ga17f034b5f0d0328dc636b403d1954795"><td class="mdescLeft"> </td><td class="mdescRight">2 Stop bits <br /></td></tr>
225 <tr class="separator:ga17f034b5f0d0328dc636b403d1954795"><td class="memSeparator" colspan="2"> </td></tr>
226 <tr class="memitem:gafc1d0f2c95a76ef4c5152792a619f136"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#gafc1d0f2c95a76ef4c5152792a619f136">ARM_USART_STOP_BITS_1_5</a>   (2UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td></tr>
227 <tr class="memdesc:gafc1d0f2c95a76ef4c5152792a619f136"><td class="mdescLeft"> </td><td class="mdescRight">1.5 Stop bits <br /></td></tr>
228 <tr class="separator:gafc1d0f2c95a76ef4c5152792a619f136"><td class="memSeparator" colspan="2"> </td></tr>
229 <tr class="memitem:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__stop__bits.html#ga47f43cb83d9955a4c90d918acaaa44ba">ARM_USART_STOP_BITS_0_5</a>   (3UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td></tr>
230 <tr class="memdesc:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="mdescLeft"> </td><td class="mdescRight">0.5 Stop bits <br /></td></tr>
231 <tr class="separator:ga47f43cb83d9955a4c90d918acaaa44ba"><td class="memSeparator" colspan="2"> </td></tr>
232 <tr class="memitem:a2e09a6b54db30327511241fdf422c4c9"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>   16</td></tr>
233 <tr class="separator:a2e09a6b54db30327511241fdf422c4c9"><td class="memSeparator" colspan="2"> </td></tr>
234 <tr class="memitem:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a0e80cb6a6f47c164fb1fe5fe8eab43f4">ARM_USART_FLOW_CONTROL_Msk</a>   (3UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td></tr>
235 <tr class="separator:a0e80cb6a6f47c164fb1fe5fe8eab43f4"><td class="memSeparator" colspan="2"> </td></tr>
236 <tr class="memitem:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gad04aa3fe4ea4b7363aee4bdca2ed3764">ARM_USART_FLOW_CONTROL_NONE</a>   (0UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td></tr>
237 <tr class="memdesc:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="mdescLeft"> </td><td class="mdescRight">No Flow Control (default) <br /></td></tr>
238 <tr class="separator:gad04aa3fe4ea4b7363aee4bdca2ed3764"><td class="memSeparator" colspan="2"> </td></tr>
239 <tr class="memitem:ga80c8a78e8868165cfcc543105bfd9621"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#ga80c8a78e8868165cfcc543105bfd9621">ARM_USART_FLOW_CONTROL_RTS</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td></tr>
240 <tr class="memdesc:ga80c8a78e8868165cfcc543105bfd9621"><td class="mdescLeft"> </td><td class="mdescRight">RTS Flow Control. <br /></td></tr>
241 <tr class="separator:ga80c8a78e8868165cfcc543105bfd9621"><td class="memSeparator" colspan="2"> </td></tr>
242 <tr class="memitem:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gaa7b38ebff1ce0f5c3e4479d22e66715f">ARM_USART_FLOW_CONTROL_CTS</a>   (2UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td></tr>
243 <tr class="memdesc:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="mdescLeft"> </td><td class="mdescRight">CTS Flow Control. <br /></td></tr>
244 <tr class="separator:gaa7b38ebff1ce0f5c3e4479d22e66715f"><td class="memSeparator" colspan="2"> </td></tr>
245 <tr class="memitem:gab16151b5c376b41586faf033f4a42d02"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__flow__control.html#gab16151b5c376b41586faf033f4a42d02">ARM_USART_FLOW_CONTROL_RTS_CTS</a>   (3UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td></tr>
246 <tr class="memdesc:gab16151b5c376b41586faf033f4a42d02"><td class="mdescLeft"> </td><td class="mdescRight">RTS/CTS Flow Control. <br /></td></tr>
247 <tr class="separator:gab16151b5c376b41586faf033f4a42d02"><td class="memSeparator" colspan="2"> </td></tr>
248 <tr class="memitem:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>   18</td></tr>
249 <tr class="separator:a76148e4ea9d9e8a798e904e1d65d5dfc"><td class="memSeparator" colspan="2"> </td></tr>
250 <tr class="memitem:a2424397076d0479ab6b83e557be35db2"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a2424397076d0479ab6b83e557be35db2">ARM_USART_CPOL_Msk</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>)</td></tr>
251 <tr class="separator:a2424397076d0479ab6b83e557be35db2"><td class="memSeparator" colspan="2"> </td></tr>
252 <tr class="memitem:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__polarity.html#ga472d459abb99f1caaff94fa0cdd2ad27">ARM_USART_CPOL0</a>   (0UL << <a class="el" href="Driver__USART_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>)</td></tr>
253 <tr class="memdesc:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="mdescLeft"> </td><td class="mdescRight">CPOL = 0 (default) <br /></td></tr>
254 <tr class="separator:ga472d459abb99f1caaff94fa0cdd2ad27"><td class="memSeparator" colspan="2"> </td></tr>
255 <tr class="memitem:ga9e5541d8937a9d92e42aeb273138592a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__polarity.html#ga9e5541d8937a9d92e42aeb273138592a">ARM_USART_CPOL1</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>)</td></tr>
256 <tr class="memdesc:ga9e5541d8937a9d92e42aeb273138592a"><td class="mdescLeft"> </td><td class="mdescRight">CPOL = 1. <br /></td></tr>
257 <tr class="separator:ga9e5541d8937a9d92e42aeb273138592a"><td class="memSeparator" colspan="2"> </td></tr>
258 <tr class="memitem:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>   19</td></tr>
259 <tr class="separator:a01ec7322a6a62197e82e948b1a8a41fa"><td class="memSeparator" colspan="2"> </td></tr>
260 <tr class="memitem:afba3e5931503b5a820472c4610252d72"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="Driver__USART_8h.html#afba3e5931503b5a820472c4610252d72">ARM_USART_CPHA_Msk</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>)</td></tr>
261 <tr class="separator:afba3e5931503b5a820472c4610252d72"><td class="memSeparator" colspan="2"> </td></tr>
262 <tr class="memitem:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__phase.html#ga5eb27c2294b7d14a20d0c7e2ef0a47b4">ARM_USART_CPHA0</a>   (0UL << <a class="el" href="Driver__USART_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>)</td></tr>
263 <tr class="memdesc:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="mdescLeft"> </td><td class="mdescRight">CPHA = 0 (default) <br /></td></tr>
264 <tr class="separator:ga5eb27c2294b7d14a20d0c7e2ef0a47b4"><td class="memSeparator" colspan="2"> </td></tr>
265 <tr class="memitem:ga4b9f16371870476739a198c52dba6862"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__clock__phase.html#ga4b9f16371870476739a198c52dba6862">ARM_USART_CPHA1</a>   (1UL << <a class="el" href="Driver__USART_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>)</td></tr>
266 <tr class="memdesc:ga4b9f16371870476739a198c52dba6862"><td class="mdescLeft"> </td><td class="mdescRight">CPHA = 1. <br /></td></tr>
267 <tr class="separator:ga4b9f16371870476739a198c52dba6862"><td class="memSeparator" colspan="2"> </td></tr>
268 <tr class="memitem:gacd6f060afd55ffa1422567c31ebad950"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gacd6f060afd55ffa1422567c31ebad950">ARM_USART_SET_DEFAULT_TX_VALUE</a>   (0x10UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
269 <tr class="memdesc:gacd6f060afd55ffa1422567c31ebad950"><td class="mdescLeft"> </td><td class="mdescRight">Set default Transmit value (Synchronous Receive only); arg = value. <br /></td></tr>
270 <tr class="separator:gacd6f060afd55ffa1422567c31ebad950"><td class="memSeparator" colspan="2"> </td></tr>
271 <tr class="memitem:gab8565d1f26382e832327e4553d18eb02"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gab8565d1f26382e832327e4553d18eb02">ARM_USART_SET_IRDA_PULSE</a>   (0x11UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
272 <tr class="memdesc:gab8565d1f26382e832327e4553d18eb02"><td class="mdescLeft"> </td><td class="mdescRight">Set IrDA Pulse in ns; arg: 0=3/16 of bit period <br />
274 <tr class="separator:gab8565d1f26382e832327e4553d18eb02"><td class="memSeparator" colspan="2"> </td></tr>
275 <tr class="memitem:ga169be809adc186c131bb8b1618005b28"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga169be809adc186c131bb8b1618005b28">ARM_USART_SET_SMART_CARD_GUARD_TIME</a>   (0x12UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
276 <tr class="memdesc:ga169be809adc186c131bb8b1618005b28"><td class="mdescLeft"> </td><td class="mdescRight">Set Smart Card Guard Time; arg = number of bit periods. <br /></td></tr>
277 <tr class="separator:ga169be809adc186c131bb8b1618005b28"><td class="memSeparator" colspan="2"> </td></tr>
278 <tr class="memitem:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga79698a2bd564c1f5bb1829ea422e9d3d">ARM_USART_SET_SMART_CARD_CLOCK</a>   (0x13UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
279 <tr class="memdesc:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="mdescLeft"> </td><td class="mdescRight">Set Smart Card Clock in Hz; arg: 0=Clock not generated. <br /></td></tr>
280 <tr class="separator:ga79698a2bd564c1f5bb1829ea422e9d3d"><td class="memSeparator" colspan="2"> </td></tr>
281 <tr class="memitem:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga4bb5374e7db308b6ff48aa13aa9c4b8a">ARM_USART_CONTROL_SMART_CARD_NACK</a>   (0x14UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
282 <tr class="memdesc:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="mdescLeft"> </td><td class="mdescRight">Smart Card NACK generation; arg: 0=disabled, 1=enabled. <br /></td></tr>
283 <tr class="separator:ga4bb5374e7db308b6ff48aa13aa9c4b8a"><td class="memSeparator" colspan="2"> </td></tr>
284 <tr class="memitem:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gad96ea1a80c97f968fbc0ae4c20e7fa6a">ARM_USART_CONTROL_TX</a>   (0x15UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
285 <tr class="memdesc:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="mdescLeft"> </td><td class="mdescRight">Transmitter; arg: 0=disabled, 1=enabled. <br /></td></tr>
286 <tr class="separator:gad96ea1a80c97f968fbc0ae4c20e7fa6a"><td class="memSeparator" colspan="2"> </td></tr>
287 <tr class="memitem:gad52c08553ae203d4f7741404589b8169"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gad52c08553ae203d4f7741404589b8169">ARM_USART_CONTROL_RX</a>   (0x16UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
288 <tr class="memdesc:gad52c08553ae203d4f7741404589b8169"><td class="mdescLeft"> </td><td class="mdescRight">Receiver; arg: 0=disabled, 1=enabled. <br /></td></tr>
289 <tr class="separator:gad52c08553ae203d4f7741404589b8169"><td class="memSeparator" colspan="2"> </td></tr>
290 <tr class="memitem:gab194a6f916e5b25e0262534c0cce54dc"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#gab194a6f916e5b25e0262534c0cce54dc">ARM_USART_CONTROL_BREAK</a>   (0x17UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
291 <tr class="memdesc:gab194a6f916e5b25e0262534c0cce54dc"><td class="mdescLeft"> </td><td class="mdescRight">Continuous Break transmission; arg: 0=disabled, 1=enabled. <br /></td></tr>
292 <tr class="separator:gab194a6f916e5b25e0262534c0cce54dc"><td class="memSeparator" colspan="2"> </td></tr>
293 <tr class="memitem:ga54e88b32bc7368ff9c44613eae735c44"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga54e88b32bc7368ff9c44613eae735c44">ARM_USART_ABORT_SEND</a>   (0x18UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
294 <tr class="memdesc:ga54e88b32bc7368ff9c44613eae735c44"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#ga5cf758b0b9d03dca68846962f73c0b08">ARM_USART_Send</a>. <br /></td></tr>
295 <tr class="separator:ga54e88b32bc7368ff9c44613eae735c44"><td class="memSeparator" colspan="2"> </td></tr>
296 <tr class="memitem:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga3f57bcedf610dc844e6cc3a230dba5f7">ARM_USART_ABORT_RECEIVE</a>   (0x19UL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
297 <tr class="memdesc:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#gae9efabdabb5aaa17bce83339f8a58803">ARM_USART_Receive</a>. <br /></td></tr>
298 <tr class="separator:ga3f57bcedf610dc844e6cc3a230dba5f7"><td class="memSeparator" colspan="2"> </td></tr>
299 <tr class="memitem:ga83d0ef402feb342f9939f0e4ffe26182"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__misc__control.html#ga83d0ef402feb342f9939f0e4ffe26182">ARM_USART_ABORT_TRANSFER</a>   (0x1AUL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td></tr>
300 <tr class="memdesc:ga83d0ef402feb342f9939f0e4ffe26182"><td class="mdescLeft"> </td><td class="mdescRight">Abort <a class="el" href="group__usart__interface__gr.html#ga878899928d34a818edd3e97d67b65c2a">ARM_USART_Transfer</a>. <br /></td></tr>
301 <tr class="separator:ga83d0ef402feb342f9939f0e4ffe26182"><td class="memSeparator" colspan="2"> </td></tr>
302 <tr class="memitem:gaa98f35611ec5bd7034f21cb47199322b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaa98f35611ec5bd7034f21cb47199322b">ARM_USART_ERROR_MODE</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 1)</td></tr>
303 <tr class="memdesc:gaa98f35611ec5bd7034f21cb47199322b"><td class="mdescLeft"> </td><td class="mdescRight">Specified Mode not supported. <br /></td></tr>
304 <tr class="separator:gaa98f35611ec5bd7034f21cb47199322b"><td class="memSeparator" colspan="2"> </td></tr>
305 <tr class="memitem:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gab57c4e8d4cb3a4b73751a002f5ec4586">ARM_USART_ERROR_BAUDRATE</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 2)</td></tr>
306 <tr class="memdesc:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="mdescLeft"> </td><td class="mdescRight">Specified baudrate not supported. <br /></td></tr>
307 <tr class="separator:gab57c4e8d4cb3a4b73751a002f5ec4586"><td class="memSeparator" colspan="2"> </td></tr>
308 <tr class="memitem:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaade95ddec6882e96c086dfe8e0ba9a4c">ARM_USART_ERROR_DATA_BITS</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 3)</td></tr>
309 <tr class="memdesc:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="mdescLeft"> </td><td class="mdescRight">Specified number of Data bits not supported. <br /></td></tr>
310 <tr class="separator:gaade95ddec6882e96c086dfe8e0ba9a4c"><td class="memSeparator" colspan="2"> </td></tr>
311 <tr class="memitem:gaefabd886c586a45f4f7346c1f04392d0"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaefabd886c586a45f4f7346c1f04392d0">ARM_USART_ERROR_PARITY</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 4)</td></tr>
312 <tr class="memdesc:gaefabd886c586a45f4f7346c1f04392d0"><td class="mdescLeft"> </td><td class="mdescRight">Specified Parity not supported. <br /></td></tr>
313 <tr class="separator:gaefabd886c586a45f4f7346c1f04392d0"><td class="memSeparator" colspan="2"> </td></tr>
314 <tr class="memitem:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#ga1d699654fbbed3ca41c5ea10aac8f859">ARM_USART_ERROR_STOP_BITS</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 5)</td></tr>
315 <tr class="memdesc:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="mdescLeft"> </td><td class="mdescRight">Specified number of Stop bits not supported. <br /></td></tr>
316 <tr class="separator:ga1d699654fbbed3ca41c5ea10aac8f859"><td class="memSeparator" colspan="2"> </td></tr>
317 <tr class="memitem:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gaf8fea8d43ff72c76434d8b5e9eebd890">ARM_USART_ERROR_FLOW_CONTROL</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 6)</td></tr>
318 <tr class="memdesc:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="mdescLeft"> </td><td class="mdescRight">Specified Flow Control not supported. <br /></td></tr>
319 <tr class="separator:gaf8fea8d43ff72c76434d8b5e9eebd890"><td class="memSeparator" colspan="2"> </td></tr>
320 <tr class="memitem:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#ga2a1cd0a1e1bce9b545b0d7854a6fd6d6">ARM_USART_ERROR_CPOL</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 7)</td></tr>
321 <tr class="memdesc:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="mdescLeft"> </td><td class="mdescRight">Specified Clock Polarity not supported. <br /></td></tr>
322 <tr class="separator:ga2a1cd0a1e1bce9b545b0d7854a6fd6d6"><td class="memSeparator" colspan="2"> </td></tr>
323 <tr class="memitem:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__execution__status.html#gade1af23c4ed5409dacd99ab76dc2ff8b">ARM_USART_ERROR_CPHA</a>   (<a class="el" href="group__execution__status.html#ga5a2b5d68f6649598d099b88c0eaee3e5">ARM_DRIVER_ERROR_SPECIFIC</a> - 8)</td></tr>
324 <tr class="memdesc:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="mdescLeft"> </td><td class="mdescRight">Specified Clock Phase not supported. <br /></td></tr>
325 <tr class="separator:gade1af23c4ed5409dacd99ab76dc2ff8b"><td class="memSeparator" colspan="2"> </td></tr>
326 <tr class="memitem:gaae1c626192b16ccace93f3546e7884bf"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#gaae1c626192b16ccace93f3546e7884bf">ARM_USART_EVENT_SEND_COMPLETE</a>   (1UL << 0)</td></tr>
327 <tr class="memdesc:gaae1c626192b16ccace93f3546e7884bf"><td class="mdescLeft"> </td><td class="mdescRight">Send completed; however USART may still transmit data. <br /></td></tr>
328 <tr class="separator:gaae1c626192b16ccace93f3546e7884bf"><td class="memSeparator" colspan="2"> </td></tr>
329 <tr class="memitem:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga08b165fd8525e44e3ce42ed6183cd30a">ARM_USART_EVENT_RECEIVE_COMPLETE</a>   (1UL << 1)</td></tr>
330 <tr class="memdesc:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="mdescLeft"> </td><td class="mdescRight">Receive completed. <br /></td></tr>
331 <tr class="separator:ga08b165fd8525e44e3ce42ed6183cd30a"><td class="memSeparator" colspan="2"> </td></tr>
332 <tr class="memitem:ga0599793e6aa531d56ff9f81ff12605d7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga0599793e6aa531d56ff9f81ff12605d7">ARM_USART_EVENT_TRANSFER_COMPLETE</a>   (1UL << 2)</td></tr>
333 <tr class="memdesc:ga0599793e6aa531d56ff9f81ff12605d7"><td class="mdescLeft"> </td><td class="mdescRight">Transfer completed. <br /></td></tr>
334 <tr class="separator:ga0599793e6aa531d56ff9f81ff12605d7"><td class="memSeparator" colspan="2"> </td></tr>
335 <tr class="memitem:ga12872a3b04343f97d9535b5b0d37286d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga12872a3b04343f97d9535b5b0d37286d">ARM_USART_EVENT_TX_COMPLETE</a>   (1UL << 3)</td></tr>
336 <tr class="memdesc:ga12872a3b04343f97d9535b5b0d37286d"><td class="mdescLeft"> </td><td class="mdescRight">Transmit completed (optional) <br /></td></tr>
337 <tr class="separator:ga12872a3b04343f97d9535b5b0d37286d"><td class="memSeparator" colspan="2"> </td></tr>
338 <tr class="memitem:gae57b9977bd338bf8bef86978843fa443"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#gae57b9977bd338bf8bef86978843fa443">ARM_USART_EVENT_TX_UNDERFLOW</a>   (1UL << 4)</td></tr>
339 <tr class="memdesc:gae57b9977bd338bf8bef86978843fa443"><td class="mdescLeft"> </td><td class="mdescRight">Transmit data not available (Synchronous Slave) <br /></td></tr>
340 <tr class="separator:gae57b9977bd338bf8bef86978843fa443"><td class="memSeparator" colspan="2"> </td></tr>
341 <tr class="memitem:ga43a0869daf83abb3fea96926a97047ad"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga43a0869daf83abb3fea96926a97047ad">ARM_USART_EVENT_RX_OVERFLOW</a>   (1UL << 5)</td></tr>
342 <tr class="memdesc:ga43a0869daf83abb3fea96926a97047ad"><td class="mdescLeft"> </td><td class="mdescRight">Receive data overflow. <br /></td></tr>
343 <tr class="separator:ga43a0869daf83abb3fea96926a97047ad"><td class="memSeparator" colspan="2"> </td></tr>
344 <tr class="memitem:ga66ee2256571450a3fc3c530344ea9bd7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga66ee2256571450a3fc3c530344ea9bd7">ARM_USART_EVENT_RX_TIMEOUT</a>   (1UL << 6)</td></tr>
345 <tr class="memdesc:ga66ee2256571450a3fc3c530344ea9bd7"><td class="mdescLeft"> </td><td class="mdescRight">Receive character timeout (optional) <br /></td></tr>
346 <tr class="separator:ga66ee2256571450a3fc3c530344ea9bd7"><td class="memSeparator" colspan="2"> </td></tr>
347 <tr class="memitem:gaa1d19e48faf2bdc2a976de448928288e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#gaa1d19e48faf2bdc2a976de448928288e">ARM_USART_EVENT_RX_BREAK</a>   (1UL << 7)</td></tr>
348 <tr class="memdesc:gaa1d19e48faf2bdc2a976de448928288e"><td class="mdescLeft"> </td><td class="mdescRight">Break detected on receive. <br /></td></tr>
349 <tr class="separator:gaa1d19e48faf2bdc2a976de448928288e"><td class="memSeparator" colspan="2"> </td></tr>
350 <tr class="memitem:ga2d97495c650220fbfe9d6977d0953127"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga2d97495c650220fbfe9d6977d0953127">ARM_USART_EVENT_RX_FRAMING_ERROR</a>   (1UL << 8)</td></tr>
351 <tr class="memdesc:ga2d97495c650220fbfe9d6977d0953127"><td class="mdescLeft"> </td><td class="mdescRight">Framing error detected on receive. <br /></td></tr>
352 <tr class="separator:ga2d97495c650220fbfe9d6977d0953127"><td class="memSeparator" colspan="2"> </td></tr>
353 <tr class="memitem:gadb4fec2530fc5ae3ad2b056741883451"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#gadb4fec2530fc5ae3ad2b056741883451">ARM_USART_EVENT_RX_PARITY_ERROR</a>   (1UL << 9)</td></tr>
354 <tr class="memdesc:gadb4fec2530fc5ae3ad2b056741883451"><td class="mdescLeft"> </td><td class="mdescRight">Parity error detected on receive. <br /></td></tr>
355 <tr class="separator:gadb4fec2530fc5ae3ad2b056741883451"><td class="memSeparator" colspan="2"> </td></tr>
356 <tr class="memitem:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga4cd807ca131bdcb1a7eb4f223fa70476">ARM_USART_EVENT_CTS</a>   (1UL << 10)</td></tr>
357 <tr class="memdesc:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="mdescLeft"> </td><td class="mdescRight">CTS state changed (optional) <br /></td></tr>
358 <tr class="separator:ga4cd807ca131bdcb1a7eb4f223fa70476"><td class="memSeparator" colspan="2"> </td></tr>
359 <tr class="memitem:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga5afef591c2e8dd9bc4332b7bc8d96309">ARM_USART_EVENT_DSR</a>   (1UL << 11)</td></tr>
360 <tr class="memdesc:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="mdescLeft"> </td><td class="mdescRight">DSR state changed (optional) <br /></td></tr>
361 <tr class="separator:ga5afef591c2e8dd9bc4332b7bc8d96309"><td class="memSeparator" colspan="2"> </td></tr>
362 <tr class="memitem:ga1628b951feba1c851f424ce89da409a4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#ga1628b951feba1c851f424ce89da409a4">ARM_USART_EVENT_DCD</a>   (1UL << 12)</td></tr>
363 <tr class="memdesc:ga1628b951feba1c851f424ce89da409a4"><td class="mdescLeft"> </td><td class="mdescRight">DCD state changed (optional) <br /></td></tr>
364 <tr class="separator:ga1628b951feba1c851f424ce89da409a4"><td class="memSeparator" colspan="2"> </td></tr>
365 <tr class="memitem:gac17fe5723d4c5923656dadd9d1302154"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART__events.html#gac17fe5723d4c5923656dadd9d1302154">ARM_USART_EVENT_RI</a>   (1UL << 13)</td></tr>
366 <tr class="memdesc:gac17fe5723d4c5923656dadd9d1302154"><td class="mdescLeft"> </td><td class="mdescRight">RI state changed (optional) <br /></td></tr>
367 <tr class="separator:gac17fe5723d4c5923656dadd9d1302154"><td class="memSeparator" colspan="2"> </td></tr>
368 </table><table class="memberdecls">
369 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
370 Typedefs</h2></td></tr>
371 <tr class="memitem:gaa578c3829eea207e9e48df6cb6f038a1"><td class="memItemLeft" align="right" valign="top">typedef void(* </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#gaa578c3829eea207e9e48df6cb6f038a1">ARM_USART_SignalEvent_t</a>) (uint32_t event)</td></tr>
372 <tr class="memdesc:gaa578c3829eea207e9e48df6cb6f038a1"><td class="mdescLeft"> </td><td class="mdescRight">Pointer to <a class="el" href="group__usart__interface__gr.html#gad796cd023f8f6300a6caadcc39d43cbf">ARM_USART_SignalEvent</a> : Signal USART Event. <br /></td></tr>
373 <tr class="separator:gaa578c3829eea207e9e48df6cb6f038a1"><td class="memSeparator" colspan="2"> </td></tr>
374 </table><table class="memberdecls">
375 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
376 Enumerations</h2></td></tr>
377 <tr class="memitem:ga7b89d709f048b6a956aa211f63e75f6f"><td class="memItemLeft" align="right" valign="top">enum  </td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6f">ARM_USART_MODEM_CONTROL</a> { <br />
378   <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fab4d04e682d04f70c6aeba130656d3ec6">ARM_USART_RTS_CLEAR</a>
380   <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fa7f9d445e6e56642c4c4251a00bfa7434">ARM_USART_RTS_SET</a>
382   <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fa3ad44ce9f16c136ccad45c09ec65cb4c">ARM_USART_DTR_CLEAR</a>
384   <a class="el" href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6fab938a21e1b59a2b92424e2521b9469d4">ARM_USART_DTR_SET</a>
387 <tr class="memdesc:ga7b89d709f048b6a956aa211f63e75f6f"><td class="mdescLeft"> </td><td class="mdescRight">USART Modem Control. <a href="group__usart__interface__gr.html#ga7b89d709f048b6a956aa211f63e75f6f">More...</a><br /></td></tr>
388 <tr class="separator:ga7b89d709f048b6a956aa211f63e75f6f"><td class="memSeparator" colspan="2"> </td></tr>
390 <h2 class="groupheader">Macro Definition Documentation</h2>
391 <a id="ab37a12fd0981e09c42ea42684a5dfbab" name="ab37a12fd0981e09c42ea42684a5dfbab"></a>
392 <h2 class="memtitle"><span class="permalink"><a href="#ab37a12fd0981e09c42ea42684a5dfbab">◆ </a></span>ARM_USART_API_VERSION</h2>
394 <div class="memitem">
395 <div class="memproto">
396 <table class="memname">
398 <td class="memname">#define ARM_USART_API_VERSION   <a class="el" href="Driver__Common_8h.html#a43c7ca1eb0786d818624246c09932a74">ARM_DRIVER_VERSION_MAJOR_MINOR</a>(2,4) /* API version */</td>
401 </div><div class="memdoc">
405 <a id="adf67ff652d2129cedaa488d2a600561e" name="adf67ff652d2129cedaa488d2a600561e"></a>
406 <h2 class="memtitle"><span class="permalink"><a href="#adf67ff652d2129cedaa488d2a600561e">◆ </a></span>_ARM_Driver_USART_</h2>
408 <div class="memitem">
409 <div class="memproto">
410 <table class="memname">
412 <td class="memname">#define _ARM_Driver_USART_</td>
414 <td class="paramtype"> </td>
415 <td class="paramname">n</td><td>)</td>
416 <td>   Driver_USART##n</td>
419 </div><div class="memdoc">
423 <a id="aa083b8827ae5e70779e0b70d617da0e1" name="aa083b8827ae5e70779e0b70d617da0e1"></a>
424 <h2 class="memtitle"><span class="permalink"><a href="#aa083b8827ae5e70779e0b70d617da0e1">◆ </a></span>ARM_Driver_USART_</h2>
426 <div class="memitem">
427 <div class="memproto">
428 <table class="memname">
430 <td class="memname">#define ARM_Driver_USART_</td>
432 <td class="paramtype"> </td>
433 <td class="paramname">n</td><td>)</td>
434 <td>   <a class="el" href="Driver__USART_8h.html#adf67ff652d2129cedaa488d2a600561e">_ARM_Driver_USART_</a>(n)</td>
437 </div><div class="memdoc">
441 <a id="ab654e36e71012c28b91273e96827e1b8" name="ab654e36e71012c28b91273e96827e1b8"></a>
442 <h2 class="memtitle"><span class="permalink"><a href="#ab654e36e71012c28b91273e96827e1b8">◆ </a></span>ARM_USART_CONTROL_Pos</h2>
444 <div class="memitem">
445 <div class="memproto">
446 <table class="memname">
448 <td class="memname">#define ARM_USART_CONTROL_Pos   0</td>
451 </div><div class="memdoc">
455 <a id="a253d29333d1a40d0401a02f9675a90fd" name="a253d29333d1a40d0401a02f9675a90fd"></a>
456 <h2 class="memtitle"><span class="permalink"><a href="#a253d29333d1a40d0401a02f9675a90fd">◆ </a></span>ARM_USART_CONTROL_Msk</h2>
458 <div class="memitem">
459 <div class="memproto">
460 <table class="memname">
462 <td class="memname">#define ARM_USART_CONTROL_Msk   (0xFFUL << <a class="el" href="Driver__USART_8h.html#ab654e36e71012c28b91273e96827e1b8">ARM_USART_CONTROL_Pos</a>)</td>
465 </div><div class="memdoc">
469 <a id="a08696262ebd491edf1e7865ebe93a81f" name="a08696262ebd491edf1e7865ebe93a81f"></a>
470 <h2 class="memtitle"><span class="permalink"><a href="#a08696262ebd491edf1e7865ebe93a81f">◆ </a></span>ARM_USART_DATA_BITS_Pos</h2>
472 <div class="memitem">
473 <div class="memproto">
474 <table class="memname">
476 <td class="memname">#define ARM_USART_DATA_BITS_Pos   8</td>
479 </div><div class="memdoc">
483 <a id="a84581b0925c149db3ca28d2656107656" name="a84581b0925c149db3ca28d2656107656"></a>
484 <h2 class="memtitle"><span class="permalink"><a href="#a84581b0925c149db3ca28d2656107656">◆ </a></span>ARM_USART_DATA_BITS_Msk</h2>
486 <div class="memitem">
487 <div class="memproto">
488 <table class="memname">
490 <td class="memname">#define ARM_USART_DATA_BITS_Msk   (7UL << <a class="el" href="Driver__USART_8h.html#a08696262ebd491edf1e7865ebe93a81f">ARM_USART_DATA_BITS_Pos</a>)</td>
493 </div><div class="memdoc">
497 <a id="a2ce50af2e58db12c25a5791080aca258" name="a2ce50af2e58db12c25a5791080aca258"></a>
498 <h2 class="memtitle"><span class="permalink"><a href="#a2ce50af2e58db12c25a5791080aca258">◆ </a></span>ARM_USART_PARITY_Pos</h2>
500 <div class="memitem">
501 <div class="memproto">
502 <table class="memname">
504 <td class="memname">#define ARM_USART_PARITY_Pos   12</td>
507 </div><div class="memdoc">
511 <a id="a434c48980c65129c01aa5bc1c8e22898" name="a434c48980c65129c01aa5bc1c8e22898"></a>
512 <h2 class="memtitle"><span class="permalink"><a href="#a434c48980c65129c01aa5bc1c8e22898">◆ </a></span>ARM_USART_PARITY_Msk</h2>
514 <div class="memitem">
515 <div class="memproto">
516 <table class="memname">
518 <td class="memname">#define ARM_USART_PARITY_Msk   (3UL << <a class="el" href="Driver__USART_8h.html#a2ce50af2e58db12c25a5791080aca258">ARM_USART_PARITY_Pos</a>)</td>
521 </div><div class="memdoc">
525 <a id="ac73d045a0058006dbdc64a6d43772217" name="ac73d045a0058006dbdc64a6d43772217"></a>
526 <h2 class="memtitle"><span class="permalink"><a href="#ac73d045a0058006dbdc64a6d43772217">◆ </a></span>ARM_USART_STOP_BITS_Pos</h2>
528 <div class="memitem">
529 <div class="memproto">
530 <table class="memname">
532 <td class="memname">#define ARM_USART_STOP_BITS_Pos   14</td>
535 </div><div class="memdoc">
539 <a id="aff72dd7b794cf2be5b5edca180be7a40" name="aff72dd7b794cf2be5b5edca180be7a40"></a>
540 <h2 class="memtitle"><span class="permalink"><a href="#aff72dd7b794cf2be5b5edca180be7a40">◆ </a></span>ARM_USART_STOP_BITS_Msk</h2>
542 <div class="memitem">
543 <div class="memproto">
544 <table class="memname">
546 <td class="memname">#define ARM_USART_STOP_BITS_Msk   (3UL << <a class="el" href="Driver__USART_8h.html#ac73d045a0058006dbdc64a6d43772217">ARM_USART_STOP_BITS_Pos</a>)</td>
549 </div><div class="memdoc">
553 <a id="a2e09a6b54db30327511241fdf422c4c9" name="a2e09a6b54db30327511241fdf422c4c9"></a>
554 <h2 class="memtitle"><span class="permalink"><a href="#a2e09a6b54db30327511241fdf422c4c9">◆ </a></span>ARM_USART_FLOW_CONTROL_Pos</h2>
556 <div class="memitem">
557 <div class="memproto">
558 <table class="memname">
560 <td class="memname">#define ARM_USART_FLOW_CONTROL_Pos   16</td>
563 </div><div class="memdoc">
567 <a id="a0e80cb6a6f47c164fb1fe5fe8eab43f4" name="a0e80cb6a6f47c164fb1fe5fe8eab43f4"></a>
568 <h2 class="memtitle"><span class="permalink"><a href="#a0e80cb6a6f47c164fb1fe5fe8eab43f4">◆ </a></span>ARM_USART_FLOW_CONTROL_Msk</h2>
570 <div class="memitem">
571 <div class="memproto">
572 <table class="memname">
574 <td class="memname">#define ARM_USART_FLOW_CONTROL_Msk   (3UL << <a class="el" href="Driver__USART_8h.html#a2e09a6b54db30327511241fdf422c4c9">ARM_USART_FLOW_CONTROL_Pos</a>)</td>
577 </div><div class="memdoc">
581 <a id="a76148e4ea9d9e8a798e904e1d65d5dfc" name="a76148e4ea9d9e8a798e904e1d65d5dfc"></a>
582 <h2 class="memtitle"><span class="permalink"><a href="#a76148e4ea9d9e8a798e904e1d65d5dfc">◆ </a></span>ARM_USART_CPOL_Pos</h2>
584 <div class="memitem">
585 <div class="memproto">
586 <table class="memname">
588 <td class="memname">#define ARM_USART_CPOL_Pos   18</td>
591 </div><div class="memdoc">
595 <a id="a2424397076d0479ab6b83e557be35db2" name="a2424397076d0479ab6b83e557be35db2"></a>
596 <h2 class="memtitle"><span class="permalink"><a href="#a2424397076d0479ab6b83e557be35db2">◆ </a></span>ARM_USART_CPOL_Msk</h2>
598 <div class="memitem">
599 <div class="memproto">
600 <table class="memname">
602 <td class="memname">#define ARM_USART_CPOL_Msk   (1UL << <a class="el" href="Driver__USART_8h.html#a76148e4ea9d9e8a798e904e1d65d5dfc">ARM_USART_CPOL_Pos</a>)</td>
605 </div><div class="memdoc">
609 <a id="a01ec7322a6a62197e82e948b1a8a41fa" name="a01ec7322a6a62197e82e948b1a8a41fa"></a>
610 <h2 class="memtitle"><span class="permalink"><a href="#a01ec7322a6a62197e82e948b1a8a41fa">◆ </a></span>ARM_USART_CPHA_Pos</h2>
612 <div class="memitem">
613 <div class="memproto">
614 <table class="memname">
616 <td class="memname">#define ARM_USART_CPHA_Pos   19</td>
619 </div><div class="memdoc">
623 <a id="afba3e5931503b5a820472c4610252d72" name="afba3e5931503b5a820472c4610252d72"></a>
624 <h2 class="memtitle"><span class="permalink"><a href="#afba3e5931503b5a820472c4610252d72">◆ </a></span>ARM_USART_CPHA_Msk</h2>
626 <div class="memitem">
627 <div class="memproto">
628 <table class="memname">
630 <td class="memname">#define ARM_USART_CPHA_Msk   (1UL << <a class="el" href="Driver__USART_8h.html#a01ec7322a6a62197e82e948b1a8a41fa">ARM_USART_CPHA_Pos</a>)</td>
633 </div><div class="memdoc">
637 </div><!-- contents -->
638 </div><!-- doc-content -->
639 <!-- start footer part -->
640 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
642 <li class="navelem"><a class="el" href="dir_7151b3cc910409bb744bd274374c738d.html">Driver</a></li><li class="navelem"><a class="el" href="dir_9c39448ea46a8e15f1aabc7dec307fcf.html">Include</a></li><li class="navelem"><a class="el" href="Driver__USART_8h.html">Driver_USART.h</a></li>
644 <script type="text/javascript">
646 writeFooter.call(this);