begriffs open source - cmsis/blob - main/Core_A/group__CMSIS__core__register.html

   1 <!-- HTML header for doxygen 1.9.6-->
   2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
   3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
   4 <head>
   5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
   6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
   7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
   8 <title>CMSIS-Core (Cortex-A): Core Register Access</title>
   9 <link href="doxygen.css" rel="stylesheet" type="text/css" />
  10 <script type="text/javascript" src="jquery.js"></script>
  11 <script type="text/javascript" src="dynsections.js"></script>
  12 <script type="text/javascript" src="tabs.js"></script>
  13 <script type="text/javascript" src="footer.js"></script>
  14 <script type="text/javascript" src="navtree.js"></script>
  15 <link href="navtree.css" rel="stylesheet" type="text/css"/>
  16 <script type="text/javascript" src="resize.js"></script>
  17 <script type="text/javascript" src="navtreedata.js"></script>
  18 <script type="text/javascript" src="navtree.js"></script>
  19 <link href="search/search.css" rel="stylesheet" type="text/css"/>
  20 <script type="text/javascript" src="search/searchdata.js"></script>
  21 <script type="text/javascript" src="search/search.js"></script>
  22 <script type="text/javascript">
  23 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  24   $(document).ready(function() { init_search(); });
  25 /* @license-end */
  26 </script>
  27 <script type="text/javascript" src="darkmode_toggle.js"></script>
  28 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
  29 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
  30 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
  31 <link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
  32 <link href="version.css" rel="stylesheet" type="text/css"/>
  33 <script type="text/javascript" src="../../version.js"></script>
  34 </head>
  35 <body>
  36 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
  37 <div id="titlearea">
  38 <table cellspacing="0" cellpadding="0">
  39  <tbody>
  40  <tr style="height: 55px;">
  41   <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  42   <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
  43    <div id="projectname">CMSIS-Core (Cortex-A)
  44    &#160;<span id="projectnumber"><script type="text/javascript">
  45      <!--
  46      writeHeader.call(this);
  47      writeVersionDropdown.call(this, "CMSIS-Core (Cortex-A)");
  48      //-->
  49     </script>
  50    </span>
  51    </div>
  52    <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
  53   </td>
  54    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
  55         <span class="left">
  56           <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
  57           <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
  58                onfocus="searchBox.OnSearchFieldFocus(true)"
  59                onblur="searchBox.OnSearchFieldFocus(false)"
  60                onkeyup="searchBox.OnSearchFieldChange(event)"/>
  61           </span><span class="right">
  62             <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
  63           </span>
  64         </div>
  65 </td>
  66   <!--END !PROJECT_NAME-->
  67  </tr>
  68  </tbody>
  69 </table>
  70 </div>
  71 <!-- end header part -->
  72 <div id="CMSISnav" class="tabs1">
  73   <ul class="tablist">
  74     <script type="text/javascript">
  75       writeComponentTabs.call(this);
  76     </script>
  77   </ul>
  78 </div>
  79 <script type="text/javascript">
  80   writeSubComponentTabs.call(this);
  81 </script>
  82 <!-- Generated by Doxygen 1.9.6 -->
  83 <script type="text/javascript">
  84 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  85 var searchBox = new SearchBox("searchBox", "search/",'.html');
  86 /* @license-end */
  87 </script>
  88 </div><!-- top -->
  89 <div id="side-nav" class="ui-resizable side-nav-resizable">
  90   <div id="nav-tree">
  91     <div id="nav-tree-contents">
  92       <div id="nav-sync" class="sync"></div>
  93     </div>
  94   </div>
  95   <div id="splitbar" style="-moz-user-select:none;"
  96        class="ui-resizable-handle">
  97   </div>
  98 </div>
  99 <script type="text/javascript">
 100 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
 101 $(document).ready(function(){initNavTree('group__CMSIS__core__register.html',''); initResizable(); });
 102 /* @license-end */
 103 </script>
 104 <div id="doc-content">
 105 <!-- window showing the filter options -->
 106 <div id="MSearchSelectWindow"
 107      onmouseover="return searchBox.OnSearchSelectShow()"
 108      onmouseout="return searchBox.OnSearchSelectHide()"
 109      onkeydown="return searchBox.OnSearchSelectKey(event)">
 110 </div>
 111
 112 <!-- iframe showing the search results (closed by default) -->
 113 <div id="MSearchResultsWindow">
 114 <div id="MSearchResults">
 115 <div class="SRPage">
 116 <div id="SRIndex">
 117 <div id="SRResults"></div>
 118 <div class="SRStatus" id="Loading">Loading...</div>
 119 <div class="SRStatus" id="Searching">Searching...</div>
 120 <div class="SRStatus" id="NoMatches">No Matches</div>
 121 </div>
 122 </div>
 123 </div>
 124 </div>
 125
 126 <div class="header">
 127   <div class="summary">
 128 <a href="#groups">Content</a>  </div>
 129   <div class="headertitle"><div class="title">Core Register Access</div></div>
 130 </div><!--header-->
 131 <div class="contents">
 132
 133 <p>Functions to access the Cortex-A core registers.
 134 <a href="#details">More...</a></p>
 135 <table class="memberdecls">
 136 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
 137 Content</h2></td></tr>
 138 <tr class="memitem:group__CMSIS__ACTLR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR.html">Auxiliary Control Register (ACTLR)</a></td></tr>
 139 <tr class="memdesc:group__CMSIS__ACTLR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ACTLR provides IMPLEMENTATION DEFINED configuration and control options. <br /></td></tr>
 140 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 141 <tr class="memitem:group__CMSIS__CBPM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CBPM.html">Cache and branch predictor maintenance operations</a></td></tr>
 142 <tr class="memdesc:group__CMSIS__CBPM"><td class="mdescLeft">&#160;</td><td class="mdescRight">This section describes the cache and branch predictor maintenance operations. <br /></td></tr>
 143 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 144 <tr class="memitem:group__CMSIS__CBAR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CBAR.html">Configuration Base Address Register (CBAR)</a></td></tr>
 145 <tr class="memdesc:group__CMSIS__CBAR"><td class="mdescLeft">&#160;</td><td class="mdescRight">Takes the physical base address value of the memory-mapped SCU peripherals at reset from the external signal PERIPHBASE[31:13]. <br /></td></tr>
 146 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 147 <tr class="memitem:group__CMSIS__CPACR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPACR.html">Coprocessor Access Control Register (CPACR)</a></td></tr>
 148 <tr class="memdesc:group__CMSIS__CPACR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CPACR controls access to coprocessors CP0 to CP13. <br /></td></tr>
 149 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 150 <tr class="memitem:group__CMSIS__CPSR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR.html">Current Program Status Register (CPSR)</a></td></tr>
 151 <tr class="memdesc:group__CMSIS__CPSR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Current Program Status Register (CPSR) holds processor status and control information. <br /></td></tr>
 152 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 153 <tr class="memitem:group__CMSIS__DFSR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR.html">Data Fault Status Register (DFSR)</a></td></tr>
 154 <tr class="memdesc:group__CMSIS__DFSR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The DFSR holds status information about the last data fault. <br /></td></tr>
 155 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 156 <tr class="memitem:group__CMSIS__DACR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DACR.html">Domain Access Control Register (DACR)</a></td></tr>
 157 <tr class="memdesc:group__CMSIS__DACR"><td class="mdescLeft">&#160;</td><td class="mdescRight">DACR defines the access permission for each of the sixteen memory domains. <br /></td></tr>
 158 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 159 <tr class="memitem:group__CMSIS__FPEXC"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPEXC.html">Floating-Point Exception Control register (FPEXC)</a></td></tr>
 160 <tr class="memdesc:group__CMSIS__FPEXC"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides a global enable for the Advanced SIMD and Floating-point (VFP) Extensions, and indicates how the state of these extensions is recorded. <br /></td></tr>
 161 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 162 <tr class="memitem:group__CMSIS__FPSCR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__FPSCR.html">Floating-point Status and Control Register (FPSCR)</a></td></tr>
 163 <tr class="memdesc:group__CMSIS__FPSCR"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provides floating-point system status information and control. <br /></td></tr>
 164 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 165 <tr class="memitem:group__CMSIS__IFSR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__IFSR.html">Instruction Fault Status Register (IFSR)</a></td></tr>
 166 <tr class="memdesc:group__CMSIS__IFSR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The IFSR holds status information about the last instruction fault. <br /></td></tr>
 167 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 168 <tr class="memitem:group__CMSIS__ISR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ISR.html">Interrupt Status Register (ISR)</a></td></tr>
 169 <tr class="memdesc:group__CMSIS__ISR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ISR shows whether an IRQ, FIQ, or external abort is pending. <br /></td></tr>
 170 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 171 <tr class="memitem:group__CMSIS__MPIDR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__MPIDR.html">Multiprocessor Affinity Register (MPIDR)</a></td></tr>
 172 <tr class="memdesc:group__CMSIS__MPIDR"><td class="mdescLeft">&#160;</td><td class="mdescRight">In a multiprocessor system, the MPIDR provides an additional processor identification mechanism for scheduling purposes, and indicates whether the implementation includes the Multiprocessing Extensions. <br /></td></tr>
 173 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 174 <tr class="memitem:group__CMSIS__CNTFRQ"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CNTFRQ.html">Counter Frequency register (CNTFRQ)</a></td></tr>
 175 <tr class="memdesc:group__CMSIS__CNTFRQ"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the clock frequency of the system counter. <br /></td></tr>
 176 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 177 <tr class="memitem:group__CMSIS__CNTP__CTL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CNTP__CTL.html">PL1 Physical Timer Control register (CNTP_CTL)</a></td></tr>
 178 <tr class="memdesc:group__CMSIS__CNTP__CTL"><td class="mdescLeft">&#160;</td><td class="mdescRight">The control register for the physical timer. <br /></td></tr>
 179 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 180 <tr class="memitem:group__CMSIS__CNTP__CVAL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CNTP__CVAL.html">PL1 Physical Timer Compare Value register (CNTP_CVAL)</a></td></tr>
 181 <tr class="memdesc:group__CMSIS__CNTP__CVAL"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the 64-bit compare value for the PL1 physical timer. <br /></td></tr>
 182 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 183 <tr class="memitem:group__CMSIS__CNTP__TVAL"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CNTP__TVAL.html">PL1 Physical Timer Value register (CNTP_TVAL)</a></td></tr>
 184 <tr class="memdesc:group__CMSIS__CNTP__TVAL"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the timer value for the PL1 physical timer. <br /></td></tr>
 185 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 186 <tr class="memitem:group__CMSIS__CNTPCT"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CNTPCT.html">PL1 Physical Count register (CNTPCT)</a></td></tr>
 187 <tr class="memdesc:group__CMSIS__CNTPCT"><td class="mdescLeft">&#160;</td><td class="mdescRight">Holds the 64-bit physical count value. <br /></td></tr>
 188 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 189 <tr class="memitem:group__CMSIS__SP"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SP.html">Stack Pointer (SP/R13)</a></td></tr>
 190 <tr class="memdesc:group__CMSIS__SP"><td class="mdescLeft">&#160;</td><td class="mdescRight">The processor uses SP as a pointer to the active stack. <br /></td></tr>
 191 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 192 <tr class="memitem:group__CMSIS__SCTLR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__SCTLR.html">System Control Register (SCTLR)</a></td></tr>
 193 <tr class="memdesc:group__CMSIS__SCTLR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SCTLR provides the top level control of the system, including its memory system. <br /></td></tr>
 194 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 195 <tr class="memitem:group__CMSIS__TLB"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TLB.html">TLB maintenance operations</a></td></tr>
 196 <tr class="memdesc:group__CMSIS__TLB"><td class="mdescLeft">&#160;</td><td class="mdescRight">This section describes the TLB operations that are implemented on all Armv7-A implementations. <br /></td></tr>
 197 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 198 <tr class="memitem:group__CMSIS__TTBR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__TTBR.html">Translation Table Base Registers (TTBR0/TTBR1)</a></td></tr>
 199 <tr class="memdesc:group__CMSIS__TTBR"><td class="mdescLeft">&#160;</td><td class="mdescRight">TTBRn holds the base address of translation table n, and information about the memory it occupies. <br /></td></tr>
 200 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 201 <tr class="memitem:group__CMSIS__VBAR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__VBAR.html">Vector Base Address Register (VBAR)</a></td></tr>
 202 <tr class="memdesc:group__CMSIS__VBAR"><td class="mdescLeft">&#160;</td><td class="mdescRight">When high exception vectors are not selected, the VBAR holds the exception base address for exceptions that are not taken to Monitor mode or to Hyp mode. <br /></td></tr>
 203 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 204 <tr class="memitem:group__CMSIS__MVBAR"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__MVBAR.html">Monitor Vector Base Address Register (MVBAR)</a></td></tr>
 205 <tr class="memdesc:group__CMSIS__MVBAR"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MVBAR holds the exception base address for all exceptions that are taken to Monitor mode. <br /></td></tr>
 206 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 207 </table>
 208 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
 209 <p>Functions to access the Cortex-A core registers. </p>
 210 </div><!-- contents -->
 211 </div><!-- doc-content -->
 212 <!-- start footer part -->
 213 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
 214   <ul>
 215     <li class="footer">
 216       <script type="text/javascript">
 217         <!--
 218         writeFooter.call(this);
 219         //-->
 220       </script>
 221     </li>
 222   </ul>
 223 </div>
 224 </body>
 225 </html>