1 <!-- HTML header for doxygen 1.9.6-->
2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
8 <title>CMSIS-Core (Cortex-A): ACTLR Bits</title>
9 <link href="doxygen.css" rel="stylesheet" type="text/css"/>
10 <link href="tabs.css" rel="stylesheet" type="text/css"/>
11 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
12 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
13 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
14 <script type="text/javascript" src="jquery.js"></script>
15 <script type="text/javascript" src="dynsections.js"></script>
16 <script type="text/javascript" src="printComponentTabs.js"></script>
17 <script type="text/javascript" src="footer.js"></script>
18 <script type="text/javascript" src="navtree.js"></script>
19 <link href="navtree.css" rel="stylesheet" type="text/css"/>
20 <script type="text/javascript" src="resize.js"></script>
21 <script type="text/javascript" src="navtreedata.js"></script>
22 <script type="text/javascript" src="navtree.js"></script>
23 <link href="search/search.css" rel="stylesheet" type="text/css"/>
24 <script type="text/javascript" src="search/searchdata.js"></script>
25 <script type="text/javascript" src="search/search.js"></script>
26 <script type="text/javascript">
27 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
28 $(document).ready(function() { init_search(); });
31 <script type="text/javascript" src="darkmode_toggle.js"></script>
32 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
33 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
34 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
35 <link href="version.css" rel="stylesheet" type="text/css" />
36 <script type="text/javascript" src="../../../version.js"></script>
39 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
41 <table cellspacing="0" cellpadding="0">
43 <tr style="height: 55px;">
44 <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
45 <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
46 <div id="projectname">CMSIS-Core (Cortex-A)
47  <span id="projectnumber"><script type="text/javascript">
49 writeHeader.call(this);
50 writeVersionDropdown.call(this);
55 <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
57 <td> <div id="MSearchBox" class="MSearchBoxInactive">
59 <span id="MSearchSelect" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"> </span>
60 <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
61 onfocus="searchBox.OnSearchFieldFocus(true)"
62 onblur="searchBox.OnSearchFieldFocus(false)"
63 onkeyup="searchBox.OnSearchFieldChange(event)"/>
64 </span><span class="right">
65 <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
69 <!--END !PROJECT_NAME-->
74 <!-- end header part -->
75 <div id="CMSISnav" class="tabs1">
77 <script type="text/javascript">
78 writeComponentTabs.call(this);
82 <script type="text/javascript">
83 writeSubComponentTabs.call(this);
85 <!-- Generated by Doxygen 1.9.6 -->
86 <script type="text/javascript">
87 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
88 var searchBox = new SearchBox("searchBox", "search/",'.html');
92 <div id="side-nav" class="ui-resizable side-nav-resizable">
94 <div id="nav-tree-contents">
95 <div id="nav-sync" class="sync"></div>
98 <div id="splitbar" style="-moz-user-select:none;"
99 class="ui-resizable-handle">
102 <script type="text/javascript">
103 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
104 $(document).ready(function(){initNavTree('group__CMSIS__ACTLR__BITS.html',''); initResizable(); });
107 <div id="doc-content">
108 <!-- window showing the filter options -->
109 <div id="MSearchSelectWindow"
110 onmouseover="return searchBox.OnSearchSelectShow()"
111 onmouseout="return searchBox.OnSearchSelectHide()"
112 onkeydown="return searchBox.OnSearchSelectKey(event)">
115 <!-- iframe showing the search results (closed by default) -->
116 <div id="MSearchResultsWindow">
117 <div id="MSearchResults">
120 <div id="SRResults"></div>
121 <div class="SRStatus" id="Loading">Loading...</div>
122 <div class="SRStatus" id="Searching">Searching...</div>
123 <div class="SRStatus" id="NoMatches">No Matches</div>
130 <div class="summary">
131 <a href="#define-members">Macros</a> </div>
132 <div class="headertitle"><div class="title">ACTLR Bits<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Core Register Access</a> » <a class="el" href="group__CMSIS__ACTLR.html">Auxiliary Control Register (ACTLR)</a></div></div></div>
134 <div class="contents">
136 <p>Bit position and mask macros.
137 <a href="#details">More...</a></p>
138 <table class="memberdecls">
139 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
140 Macros</h2></td></tr>
141 <tr class="memitem:ga5468e93550ce28af7114cbc1e19474c0"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga5468e93550ce28af7114cbc1e19474c0">ACTLR_DDI_Pos</a>   28U</td></tr>
142 <tr class="memdesc:ga5468e93550ce28af7114cbc1e19474c0"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DDI Position. <br /></td></tr>
143 <tr class="separator:ga5468e93550ce28af7114cbc1e19474c0"><td class="memSeparator" colspan="2"> </td></tr>
144 <tr class="memitem:gaeee8e0fc7b28f2a405b234e7d2c7486e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gaeee8e0fc7b28f2a405b234e7d2c7486e">ACTLR_DDI_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga5468e93550ce28af7114cbc1e19474c0">ACTLR_DDI_Pos</a>)</td></tr>
145 <tr class="memdesc:gaeee8e0fc7b28f2a405b234e7d2c7486e"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DDI Mask. <br /></td></tr>
146 <tr class="separator:gaeee8e0fc7b28f2a405b234e7d2c7486e"><td class="memSeparator" colspan="2"> </td></tr>
147 <tr class="memitem:ga0367a8413c0a37d6c1de7b90f3a56aee"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga0367a8413c0a37d6c1de7b90f3a56aee">ACTLR_DBDI_Pos</a>   28U</td></tr>
148 <tr class="memdesc:ga0367a8413c0a37d6c1de7b90f3a56aee"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DBDI Position. <br /></td></tr>
149 <tr class="separator:ga0367a8413c0a37d6c1de7b90f3a56aee"><td class="memSeparator" colspan="2"> </td></tr>
150 <tr class="memitem:ga0a3d58754927731758c53bd945ac35fe"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga0a3d58754927731758c53bd945ac35fe">ACTLR_DBDI_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga0367a8413c0a37d6c1de7b90f3a56aee">ACTLR_DBDI_Pos</a>)</td></tr>
151 <tr class="memdesc:ga0a3d58754927731758c53bd945ac35fe"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DBDI Mask. <br /></td></tr>
152 <tr class="separator:ga0a3d58754927731758c53bd945ac35fe"><td class="memSeparator" colspan="2"> </td></tr>
153 <tr class="memitem:ga8c81a1e1522400322f215c52ca80d47d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8c81a1e1522400322f215c52ca80d47d">ACTLR_BTDIS_Pos</a>   18U</td></tr>
154 <tr class="memdesc:ga8c81a1e1522400322f215c52ca80d47d"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: BTDIS Position. <br /></td></tr>
155 <tr class="separator:ga8c81a1e1522400322f215c52ca80d47d"><td class="memSeparator" colspan="2"> </td></tr>
156 <tr class="memitem:gad48e0a1c1e59e6721547b45f37baa48b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gad48e0a1c1e59e6721547b45f37baa48b">ACTLR_BTDIS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8c81a1e1522400322f215c52ca80d47d">ACTLR_BTDIS_Pos</a>)</td></tr>
157 <tr class="memdesc:gad48e0a1c1e59e6721547b45f37baa48b"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: BTDIS Mask. <br /></td></tr>
158 <tr class="separator:gad48e0a1c1e59e6721547b45f37baa48b"><td class="memSeparator" colspan="2"> </td></tr>
159 <tr class="memitem:ga4412a55ce52db3c5a4f035fcd0e350c6"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4412a55ce52db3c5a4f035fcd0e350c6">ACTLR_RSDIS_Pos</a>   17U</td></tr>
160 <tr class="memdesc:ga4412a55ce52db3c5a4f035fcd0e350c6"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: RSDIS Position. <br /></td></tr>
161 <tr class="separator:ga4412a55ce52db3c5a4f035fcd0e350c6"><td class="memSeparator" colspan="2"> </td></tr>
162 <tr class="memitem:ga8487babc3514e2bb8f3d524e5f80d95f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8487babc3514e2bb8f3d524e5f80d95f">ACTLR_RSDIS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4412a55ce52db3c5a4f035fcd0e350c6">ACTLR_RSDIS_Pos</a>)</td></tr>
163 <tr class="memdesc:ga8487babc3514e2bb8f3d524e5f80d95f"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: RSDIS Mask. <br /></td></tr>
164 <tr class="separator:ga8487babc3514e2bb8f3d524e5f80d95f"><td class="memSeparator" colspan="2"> </td></tr>
165 <tr class="memitem:ga120f5d653af52bd711c27c2495ce78f6"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga120f5d653af52bd711c27c2495ce78f6">ACTLR_BP_Pos</a>   15U</td></tr>
166 <tr class="memdesc:ga120f5d653af52bd711c27c2495ce78f6"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: BP Position. <br /></td></tr>
167 <tr class="separator:ga120f5d653af52bd711c27c2495ce78f6"><td class="memSeparator" colspan="2"> </td></tr>
168 <tr class="memitem:ga677211818d8a2c7b118115361fbef2e7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga677211818d8a2c7b118115361fbef2e7">ACTLR_BP_Msk</a>   (3UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga120f5d653af52bd711c27c2495ce78f6">ACTLR_BP_Pos</a>)</td></tr>
169 <tr class="memdesc:ga677211818d8a2c7b118115361fbef2e7"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: BP Mask. <br /></td></tr>
170 <tr class="separator:ga677211818d8a2c7b118115361fbef2e7"><td class="memSeparator" colspan="2"> </td></tr>
171 <tr class="memitem:gaa9fe7651aa9bb48eea4f5301c69ee54d"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gaa9fe7651aa9bb48eea4f5301c69ee54d">ACTLR_DDVM_Pos</a>   15U</td></tr>
172 <tr class="memdesc:gaa9fe7651aa9bb48eea4f5301c69ee54d"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DDVM Position. <br /></td></tr>
173 <tr class="separator:gaa9fe7651aa9bb48eea4f5301c69ee54d"><td class="memSeparator" colspan="2"> </td></tr>
174 <tr class="memitem:ga4565f2632e5c4be5e1d3eb90fa6f2ac6"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4565f2632e5c4be5e1d3eb90fa6f2ac6">ACTLR_DDVM_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaa9fe7651aa9bb48eea4f5301c69ee54d">ACTLR_DDVM_Pos</a>)</td></tr>
175 <tr class="memdesc:ga4565f2632e5c4be5e1d3eb90fa6f2ac6"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DDVM Mask. <br /></td></tr>
176 <tr class="separator:ga4565f2632e5c4be5e1d3eb90fa6f2ac6"><td class="memSeparator" colspan="2"> </td></tr>
177 <tr class="memitem:ga546f1f2bbf7344bad6522205257f17ae"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga546f1f2bbf7344bad6522205257f17ae">ACTLR_L1PCTL_Pos</a>   13U</td></tr>
178 <tr class="memdesc:ga546f1f2bbf7344bad6522205257f17ae"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1PCTL Position. <br /></td></tr>
179 <tr class="separator:ga546f1f2bbf7344bad6522205257f17ae"><td class="memSeparator" colspan="2"> </td></tr>
180 <tr class="memitem:gad701fa3ff69b89ba185b7482e81cb6fd"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gad701fa3ff69b89ba185b7482e81cb6fd">ACTLR_L1PCTL_Msk</a>   (3UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga546f1f2bbf7344bad6522205257f17ae">ACTLR_L1PCTL_Pos</a>)</td></tr>
181 <tr class="memdesc:gad701fa3ff69b89ba185b7482e81cb6fd"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1PCTL Mask. <br /></td></tr>
182 <tr class="separator:gad701fa3ff69b89ba185b7482e81cb6fd"><td class="memSeparator" colspan="2"> </td></tr>
183 <tr class="memitem:gaf7a424f7f8c4f46592ce8f47f4bced44"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf7a424f7f8c4f46592ce8f47f4bced44">ACTLR_RADIS_Pos</a>   12U</td></tr>
184 <tr class="memdesc:gaf7a424f7f8c4f46592ce8f47f4bced44"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: RADIS Position. <br /></td></tr>
185 <tr class="separator:gaf7a424f7f8c4f46592ce8f47f4bced44"><td class="memSeparator" colspan="2"> </td></tr>
186 <tr class="memitem:gac6aea849e5320c0e93321d5d8b0c117c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gac6aea849e5320c0e93321d5d8b0c117c">ACTLR_RADIS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf7a424f7f8c4f46592ce8f47f4bced44">ACTLR_RADIS_Pos</a>)</td></tr>
187 <tr class="memdesc:gac6aea849e5320c0e93321d5d8b0c117c"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: RADIS Mask. <br /></td></tr>
188 <tr class="separator:gac6aea849e5320c0e93321d5d8b0c117c"><td class="memSeparator" colspan="2"> </td></tr>
189 <tr class="memitem:gaf8b306b854ecd78110cf944d414644a1"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf8b306b854ecd78110cf944d414644a1">ACTLR_L1RADIS_Pos</a>   12U</td></tr>
190 <tr class="memdesc:gaf8b306b854ecd78110cf944d414644a1"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1RADIS Position. <br /></td></tr>
191 <tr class="separator:gaf8b306b854ecd78110cf944d414644a1"><td class="memSeparator" colspan="2"> </td></tr>
192 <tr class="memitem:ga6aafd83ca6c02f705def8edc8c064c04"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga6aafd83ca6c02f705def8edc8c064c04">ACTLR_L1RADIS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf8b306b854ecd78110cf944d414644a1">ACTLR_L1RADIS_Pos</a>)</td></tr>
193 <tr class="memdesc:ga6aafd83ca6c02f705def8edc8c064c04"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1RADIS Mask. <br /></td></tr>
194 <tr class="separator:ga6aafd83ca6c02f705def8edc8c064c04"><td class="memSeparator" colspan="2"> </td></tr>
195 <tr class="memitem:ga4ca2a9236b157d3f9405cf8c398897a2"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4ca2a9236b157d3f9405cf8c398897a2">ACTLR_DWBST_Pos</a>   11U</td></tr>
196 <tr class="memdesc:ga4ca2a9236b157d3f9405cf8c398897a2"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DWBST Position. <br /></td></tr>
197 <tr class="separator:ga4ca2a9236b157d3f9405cf8c398897a2"><td class="memSeparator" colspan="2"> </td></tr>
198 <tr class="memitem:gab948ab9af88a9357e2e383d948e9dc7e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gab948ab9af88a9357e2e383d948e9dc7e">ACTLR_DWBST_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4ca2a9236b157d3f9405cf8c398897a2">ACTLR_DWBST_Pos</a>)</td></tr>
199 <tr class="memdesc:gab948ab9af88a9357e2e383d948e9dc7e"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DWBST Mask. <br /></td></tr>
200 <tr class="separator:gab948ab9af88a9357e2e383d948e9dc7e"><td class="memSeparator" colspan="2"> </td></tr>
201 <tr class="memitem:ga505f33bbe45bbcaa9fcb738cb30daf4e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga505f33bbe45bbcaa9fcb738cb30daf4e">ACTLR_L2RADIS_Pos</a>   11U</td></tr>
202 <tr class="memdesc:ga505f33bbe45bbcaa9fcb738cb30daf4e"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L2RADIS Position. <br /></td></tr>
203 <tr class="separator:ga505f33bbe45bbcaa9fcb738cb30daf4e"><td class="memSeparator" colspan="2"> </td></tr>
204 <tr class="memitem:gad84b20f4f5d1979bb000a14a582cad12"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gad84b20f4f5d1979bb000a14a582cad12">ACTLR_L2RADIS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga505f33bbe45bbcaa9fcb738cb30daf4e">ACTLR_L2RADIS_Pos</a>)</td></tr>
205 <tr class="memdesc:gad84b20f4f5d1979bb000a14a582cad12"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L2RADIS Mask. <br /></td></tr>
206 <tr class="separator:gad84b20f4f5d1979bb000a14a582cad12"><td class="memSeparator" colspan="2"> </td></tr>
207 <tr class="memitem:ga96eb411770c8e2b87f5e62b95e50ee02"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga96eb411770c8e2b87f5e62b95e50ee02">ACTLR_DODMBS_Pos</a>   10U</td></tr>
208 <tr class="memdesc:ga96eb411770c8e2b87f5e62b95e50ee02"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DODMBS Position. <br /></td></tr>
209 <tr class="separator:ga96eb411770c8e2b87f5e62b95e50ee02"><td class="memSeparator" colspan="2"> </td></tr>
210 <tr class="memitem:ga88a85e6310334edb190a6e9298ae98b7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga88a85e6310334edb190a6e9298ae98b7">ACTLR_DODMBS_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga96eb411770c8e2b87f5e62b95e50ee02">ACTLR_DODMBS_Pos</a>)</td></tr>
211 <tr class="memdesc:ga88a85e6310334edb190a6e9298ae98b7"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: DODMBS Mask. <br /></td></tr>
212 <tr class="separator:ga88a85e6310334edb190a6e9298ae98b7"><td class="memSeparator" colspan="2"> </td></tr>
213 <tr class="memitem:ga8300a65b41aa3f5c69c7cc713c847749"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8300a65b41aa3f5c69c7cc713c847749">ACTLR_PARITY_Pos</a>   9U</td></tr>
214 <tr class="memdesc:ga8300a65b41aa3f5c69c7cc713c847749"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: PARITY Position. <br /></td></tr>
215 <tr class="separator:ga8300a65b41aa3f5c69c7cc713c847749"><td class="memSeparator" colspan="2"> </td></tr>
216 <tr class="memitem:gadec8e5d68791dc4749bf3f075a3559fb"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gadec8e5d68791dc4749bf3f075a3559fb">ACTLR_PARITY_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8300a65b41aa3f5c69c7cc713c847749">ACTLR_PARITY_Pos</a>)</td></tr>
217 <tr class="memdesc:gadec8e5d68791dc4749bf3f075a3559fb"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: PARITY Mask. <br /></td></tr>
218 <tr class="separator:gadec8e5d68791dc4749bf3f075a3559fb"><td class="memSeparator" colspan="2"> </td></tr>
219 <tr class="memitem:ga633ee6b129f8668593687ab8537aeb7f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga633ee6b129f8668593687ab8537aeb7f">ACTLR_AOW_Pos</a>   8U</td></tr>
220 <tr class="memdesc:ga633ee6b129f8668593687ab8537aeb7f"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: AOW Position. <br /></td></tr>
221 <tr class="separator:ga633ee6b129f8668593687ab8537aeb7f"><td class="memSeparator" colspan="2"> </td></tr>
222 <tr class="memitem:ga5ca6754c31f90c7e5d1822dddfb4135c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga5ca6754c31f90c7e5d1822dddfb4135c">ACTLR_AOW_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga633ee6b129f8668593687ab8537aeb7f">ACTLR_AOW_Pos</a>)</td></tr>
223 <tr class="memdesc:ga5ca6754c31f90c7e5d1822dddfb4135c"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: AOW Mask. <br /></td></tr>
224 <tr class="separator:ga5ca6754c31f90c7e5d1822dddfb4135c"><td class="memSeparator" colspan="2"> </td></tr>
225 <tr class="memitem:ga17dcfbcdf5db82900354db5440699701"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga17dcfbcdf5db82900354db5440699701">ACTLR_EXCL_Pos</a>   7U</td></tr>
226 <tr class="memdesc:ga17dcfbcdf5db82900354db5440699701"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: EXCL Position. <br /></td></tr>
227 <tr class="separator:ga17dcfbcdf5db82900354db5440699701"><td class="memSeparator" colspan="2"> </td></tr>
228 <tr class="memitem:ga8b704419a7ed130ecbee00de9fd72d55"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8b704419a7ed130ecbee00de9fd72d55">ACTLR_EXCL_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga17dcfbcdf5db82900354db5440699701">ACTLR_EXCL_Pos</a>)</td></tr>
229 <tr class="memdesc:ga8b704419a7ed130ecbee00de9fd72d55"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: EXCL Mask. <br /></td></tr>
230 <tr class="separator:ga8b704419a7ed130ecbee00de9fd72d55"><td class="memSeparator" colspan="2"> </td></tr>
231 <tr class="memitem:ga8cb19db067cca1e064189b27b1f1bcbf"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8cb19db067cca1e064189b27b1f1bcbf">ACTLR_SMP_Pos</a>   6U</td></tr>
232 <tr class="memdesc:ga8cb19db067cca1e064189b27b1f1bcbf"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: SMP Position. <br /></td></tr>
233 <tr class="separator:ga8cb19db067cca1e064189b27b1f1bcbf"><td class="memSeparator" colspan="2"> </td></tr>
234 <tr class="memitem:gac6dcc315f6c4527434b9b0e4106771d8"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gac6dcc315f6c4527434b9b0e4106771d8">ACTLR_SMP_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8cb19db067cca1e064189b27b1f1bcbf">ACTLR_SMP_Pos</a>)</td></tr>
235 <tr class="memdesc:gac6dcc315f6c4527434b9b0e4106771d8"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: SMP Mask. <br /></td></tr>
236 <tr class="separator:gac6dcc315f6c4527434b9b0e4106771d8"><td class="memSeparator" colspan="2"> </td></tr>
237 <tr class="memitem:ga104112fe1d88dde49635e9b0f9530306"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga104112fe1d88dde49635e9b0f9530306">ACTLR_WFLZM_Pos</a>   3U</td></tr>
238 <tr class="memdesc:ga104112fe1d88dde49635e9b0f9530306"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: WFLZM Position. <br /></td></tr>
239 <tr class="separator:ga104112fe1d88dde49635e9b0f9530306"><td class="memSeparator" colspan="2"> </td></tr>
240 <tr class="memitem:gae5a89cb553773b10e86a9c826f11179f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#gae5a89cb553773b10e86a9c826f11179f">ACTLR_WFLZM_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga104112fe1d88dde49635e9b0f9530306">ACTLR_WFLZM_Pos</a>)</td></tr>
241 <tr class="memdesc:gae5a89cb553773b10e86a9c826f11179f"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: WFLZM Mask. <br /></td></tr>
242 <tr class="separator:gae5a89cb553773b10e86a9c826f11179f"><td class="memSeparator" colspan="2"> </td></tr>
243 <tr class="memitem:ga65c3c81261a2aa26022f6bb967c4e56b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga65c3c81261a2aa26022f6bb967c4e56b">ACTLR_L1PE_Pos</a>   2U</td></tr>
244 <tr class="memdesc:ga65c3c81261a2aa26022f6bb967c4e56b"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1PE Position. <br /></td></tr>
245 <tr class="separator:ga65c3c81261a2aa26022f6bb967c4e56b"><td class="memSeparator" colspan="2"> </td></tr>
246 <tr class="memitem:ga969c20495fe3e50e8c2a73454688a674"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga969c20495fe3e50e8c2a73454688a674">ACTLR_L1PE_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga65c3c81261a2aa26022f6bb967c4e56b">ACTLR_L1PE_Pos</a>)</td></tr>
247 <tr class="memdesc:ga969c20495fe3e50e8c2a73454688a674"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: L1PE Mask. <br /></td></tr>
248 <tr class="separator:ga969c20495fe3e50e8c2a73454688a674"><td class="memSeparator" colspan="2"> </td></tr>
249 <tr class="memitem:ga89b1a661668534177bc9679149a692ce"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga89b1a661668534177bc9679149a692ce">ACTLR_FW_Pos</a>   0U</td></tr>
250 <tr class="memdesc:ga89b1a661668534177bc9679149a692ce"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: FW Position. <br /></td></tr>
251 <tr class="separator:ga89b1a661668534177bc9679149a692ce"><td class="memSeparator" colspan="2"> </td></tr>
252 <tr class="memitem:ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__ACTLR__BITS.html#ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1">ACTLR_FW_Msk</a>   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga89b1a661668534177bc9679149a692ce">ACTLR_FW_Pos</a>)</td></tr>
253 <tr class="memdesc:ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1"><td class="mdescLeft"> </td><td class="mdescRight">ACTLR: FW Mask. <br /></td></tr>
254 <tr class="separator:ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1"><td class="memSeparator" colspan="2"> </td></tr>
256 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
257 <p>Bit position and mask macros. </p>
258 <h2 class="groupheader">Macro Definition Documentation</h2>
259 <a id="ga5ca6754c31f90c7e5d1822dddfb4135c" name="ga5ca6754c31f90c7e5d1822dddfb4135c"></a>
260 <h2 class="memtitle"><span class="permalink"><a href="#ga5ca6754c31f90c7e5d1822dddfb4135c">◆ </a></span>ACTLR_AOW_Msk</h2>
262 <div class="memitem">
263 <div class="memproto">
264 <table class="memname">
266 <td class="memname">#define ACTLR_AOW_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga633ee6b129f8668593687ab8537aeb7f">ACTLR_AOW_Pos</a>)</td>
269 </div><div class="memdoc">
271 <p>ACTLR: AOW Mask. </p>
275 <a id="ga633ee6b129f8668593687ab8537aeb7f" name="ga633ee6b129f8668593687ab8537aeb7f"></a>
276 <h2 class="memtitle"><span class="permalink"><a href="#ga633ee6b129f8668593687ab8537aeb7f">◆ </a></span>ACTLR_AOW_Pos</h2>
278 <div class="memitem">
279 <div class="memproto">
280 <table class="memname">
282 <td class="memname">#define ACTLR_AOW_Pos   8U</td>
285 </div><div class="memdoc">
287 <p>ACTLR: AOW Position. </p>
291 <a id="ga677211818d8a2c7b118115361fbef2e7" name="ga677211818d8a2c7b118115361fbef2e7"></a>
292 <h2 class="memtitle"><span class="permalink"><a href="#ga677211818d8a2c7b118115361fbef2e7">◆ </a></span>ACTLR_BP_Msk</h2>
294 <div class="memitem">
295 <div class="memproto">
296 <table class="memname">
298 <td class="memname">#define ACTLR_BP_Msk   (3UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga120f5d653af52bd711c27c2495ce78f6">ACTLR_BP_Pos</a>)</td>
301 </div><div class="memdoc">
303 <p>ACTLR: BP Mask. </p>
307 <a id="ga120f5d653af52bd711c27c2495ce78f6" name="ga120f5d653af52bd711c27c2495ce78f6"></a>
308 <h2 class="memtitle"><span class="permalink"><a href="#ga120f5d653af52bd711c27c2495ce78f6">◆ </a></span>ACTLR_BP_Pos</h2>
310 <div class="memitem">
311 <div class="memproto">
312 <table class="memname">
314 <td class="memname">#define ACTLR_BP_Pos   15U</td>
317 </div><div class="memdoc">
319 <p>ACTLR: BP Position. </p>
323 <a id="gad48e0a1c1e59e6721547b45f37baa48b" name="gad48e0a1c1e59e6721547b45f37baa48b"></a>
324 <h2 class="memtitle"><span class="permalink"><a href="#gad48e0a1c1e59e6721547b45f37baa48b">◆ </a></span>ACTLR_BTDIS_Msk</h2>
326 <div class="memitem">
327 <div class="memproto">
328 <table class="memname">
330 <td class="memname">#define ACTLR_BTDIS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8c81a1e1522400322f215c52ca80d47d">ACTLR_BTDIS_Pos</a>)</td>
333 </div><div class="memdoc">
335 <p>ACTLR: BTDIS Mask. </p>
339 <a id="ga8c81a1e1522400322f215c52ca80d47d" name="ga8c81a1e1522400322f215c52ca80d47d"></a>
340 <h2 class="memtitle"><span class="permalink"><a href="#ga8c81a1e1522400322f215c52ca80d47d">◆ </a></span>ACTLR_BTDIS_Pos</h2>
342 <div class="memitem">
343 <div class="memproto">
344 <table class="memname">
346 <td class="memname">#define ACTLR_BTDIS_Pos   18U</td>
349 </div><div class="memdoc">
351 <p>ACTLR: BTDIS Position. </p>
355 <a id="ga0a3d58754927731758c53bd945ac35fe" name="ga0a3d58754927731758c53bd945ac35fe"></a>
356 <h2 class="memtitle"><span class="permalink"><a href="#ga0a3d58754927731758c53bd945ac35fe">◆ </a></span>ACTLR_DBDI_Msk</h2>
358 <div class="memitem">
359 <div class="memproto">
360 <table class="memname">
362 <td class="memname">#define ACTLR_DBDI_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga0367a8413c0a37d6c1de7b90f3a56aee">ACTLR_DBDI_Pos</a>)</td>
365 </div><div class="memdoc">
367 <p>ACTLR: DBDI Mask. </p>
371 <a id="ga0367a8413c0a37d6c1de7b90f3a56aee" name="ga0367a8413c0a37d6c1de7b90f3a56aee"></a>
372 <h2 class="memtitle"><span class="permalink"><a href="#ga0367a8413c0a37d6c1de7b90f3a56aee">◆ </a></span>ACTLR_DBDI_Pos</h2>
374 <div class="memitem">
375 <div class="memproto">
376 <table class="memname">
378 <td class="memname">#define ACTLR_DBDI_Pos   28U</td>
381 </div><div class="memdoc">
383 <p>ACTLR: DBDI Position. </p>
387 <a id="gaeee8e0fc7b28f2a405b234e7d2c7486e" name="gaeee8e0fc7b28f2a405b234e7d2c7486e"></a>
388 <h2 class="memtitle"><span class="permalink"><a href="#gaeee8e0fc7b28f2a405b234e7d2c7486e">◆ </a></span>ACTLR_DDI_Msk</h2>
390 <div class="memitem">
391 <div class="memproto">
392 <table class="memname">
394 <td class="memname">#define ACTLR_DDI_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga5468e93550ce28af7114cbc1e19474c0">ACTLR_DDI_Pos</a>)</td>
397 </div><div class="memdoc">
399 <p>ACTLR: DDI Mask. </p>
403 <a id="ga5468e93550ce28af7114cbc1e19474c0" name="ga5468e93550ce28af7114cbc1e19474c0"></a>
404 <h2 class="memtitle"><span class="permalink"><a href="#ga5468e93550ce28af7114cbc1e19474c0">◆ </a></span>ACTLR_DDI_Pos</h2>
406 <div class="memitem">
407 <div class="memproto">
408 <table class="memname">
410 <td class="memname">#define ACTLR_DDI_Pos   28U</td>
413 </div><div class="memdoc">
415 <p>ACTLR: DDI Position. </p>
419 <a id="ga4565f2632e5c4be5e1d3eb90fa6f2ac6" name="ga4565f2632e5c4be5e1d3eb90fa6f2ac6"></a>
420 <h2 class="memtitle"><span class="permalink"><a href="#ga4565f2632e5c4be5e1d3eb90fa6f2ac6">◆ </a></span>ACTLR_DDVM_Msk</h2>
422 <div class="memitem">
423 <div class="memproto">
424 <table class="memname">
426 <td class="memname">#define ACTLR_DDVM_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaa9fe7651aa9bb48eea4f5301c69ee54d">ACTLR_DDVM_Pos</a>)</td>
429 </div><div class="memdoc">
431 <p>ACTLR: DDVM Mask. </p>
435 <a id="gaa9fe7651aa9bb48eea4f5301c69ee54d" name="gaa9fe7651aa9bb48eea4f5301c69ee54d"></a>
436 <h2 class="memtitle"><span class="permalink"><a href="#gaa9fe7651aa9bb48eea4f5301c69ee54d">◆ </a></span>ACTLR_DDVM_Pos</h2>
438 <div class="memitem">
439 <div class="memproto">
440 <table class="memname">
442 <td class="memname">#define ACTLR_DDVM_Pos   15U</td>
445 </div><div class="memdoc">
447 <p>ACTLR: DDVM Position. </p>
451 <a id="ga88a85e6310334edb190a6e9298ae98b7" name="ga88a85e6310334edb190a6e9298ae98b7"></a>
452 <h2 class="memtitle"><span class="permalink"><a href="#ga88a85e6310334edb190a6e9298ae98b7">◆ </a></span>ACTLR_DODMBS_Msk</h2>
454 <div class="memitem">
455 <div class="memproto">
456 <table class="memname">
458 <td class="memname">#define ACTLR_DODMBS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga96eb411770c8e2b87f5e62b95e50ee02">ACTLR_DODMBS_Pos</a>)</td>
461 </div><div class="memdoc">
463 <p>ACTLR: DODMBS Mask. </p>
467 <a id="ga96eb411770c8e2b87f5e62b95e50ee02" name="ga96eb411770c8e2b87f5e62b95e50ee02"></a>
468 <h2 class="memtitle"><span class="permalink"><a href="#ga96eb411770c8e2b87f5e62b95e50ee02">◆ </a></span>ACTLR_DODMBS_Pos</h2>
470 <div class="memitem">
471 <div class="memproto">
472 <table class="memname">
474 <td class="memname">#define ACTLR_DODMBS_Pos   10U</td>
477 </div><div class="memdoc">
479 <p>ACTLR: DODMBS Position. </p>
483 <a id="gab948ab9af88a9357e2e383d948e9dc7e" name="gab948ab9af88a9357e2e383d948e9dc7e"></a>
484 <h2 class="memtitle"><span class="permalink"><a href="#gab948ab9af88a9357e2e383d948e9dc7e">◆ </a></span>ACTLR_DWBST_Msk</h2>
486 <div class="memitem">
487 <div class="memproto">
488 <table class="memname">
490 <td class="memname">#define ACTLR_DWBST_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4ca2a9236b157d3f9405cf8c398897a2">ACTLR_DWBST_Pos</a>)</td>
493 </div><div class="memdoc">
495 <p>ACTLR: DWBST Mask. </p>
499 <a id="ga4ca2a9236b157d3f9405cf8c398897a2" name="ga4ca2a9236b157d3f9405cf8c398897a2"></a>
500 <h2 class="memtitle"><span class="permalink"><a href="#ga4ca2a9236b157d3f9405cf8c398897a2">◆ </a></span>ACTLR_DWBST_Pos</h2>
502 <div class="memitem">
503 <div class="memproto">
504 <table class="memname">
506 <td class="memname">#define ACTLR_DWBST_Pos   11U</td>
509 </div><div class="memdoc">
511 <p>ACTLR: DWBST Position. </p>
515 <a id="ga8b704419a7ed130ecbee00de9fd72d55" name="ga8b704419a7ed130ecbee00de9fd72d55"></a>
516 <h2 class="memtitle"><span class="permalink"><a href="#ga8b704419a7ed130ecbee00de9fd72d55">◆ </a></span>ACTLR_EXCL_Msk</h2>
518 <div class="memitem">
519 <div class="memproto">
520 <table class="memname">
522 <td class="memname">#define ACTLR_EXCL_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga17dcfbcdf5db82900354db5440699701">ACTLR_EXCL_Pos</a>)</td>
525 </div><div class="memdoc">
527 <p>ACTLR: EXCL Mask. </p>
531 <a id="ga17dcfbcdf5db82900354db5440699701" name="ga17dcfbcdf5db82900354db5440699701"></a>
532 <h2 class="memtitle"><span class="permalink"><a href="#ga17dcfbcdf5db82900354db5440699701">◆ </a></span>ACTLR_EXCL_Pos</h2>
534 <div class="memitem">
535 <div class="memproto">
536 <table class="memname">
538 <td class="memname">#define ACTLR_EXCL_Pos   7U</td>
541 </div><div class="memdoc">
543 <p>ACTLR: EXCL Position. </p>
547 <a id="ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1" name="ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1"></a>
548 <h2 class="memtitle"><span class="permalink"><a href="#ga53ea0cfa2dd5cb51d9f9de21e4d2dbf1">◆ </a></span>ACTLR_FW_Msk</h2>
550 <div class="memitem">
551 <div class="memproto">
552 <table class="memname">
554 <td class="memname">#define ACTLR_FW_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga89b1a661668534177bc9679149a692ce">ACTLR_FW_Pos</a>)</td>
557 </div><div class="memdoc">
559 <p>ACTLR: FW Mask. </p>
563 <a id="ga89b1a661668534177bc9679149a692ce" name="ga89b1a661668534177bc9679149a692ce"></a>
564 <h2 class="memtitle"><span class="permalink"><a href="#ga89b1a661668534177bc9679149a692ce">◆ </a></span>ACTLR_FW_Pos</h2>
566 <div class="memitem">
567 <div class="memproto">
568 <table class="memname">
570 <td class="memname">#define ACTLR_FW_Pos   0U</td>
573 </div><div class="memdoc">
575 <p>ACTLR: FW Position. </p>
579 <a id="gad701fa3ff69b89ba185b7482e81cb6fd" name="gad701fa3ff69b89ba185b7482e81cb6fd"></a>
580 <h2 class="memtitle"><span class="permalink"><a href="#gad701fa3ff69b89ba185b7482e81cb6fd">◆ </a></span>ACTLR_L1PCTL_Msk</h2>
582 <div class="memitem">
583 <div class="memproto">
584 <table class="memname">
586 <td class="memname">#define ACTLR_L1PCTL_Msk   (3UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga546f1f2bbf7344bad6522205257f17ae">ACTLR_L1PCTL_Pos</a>)</td>
589 </div><div class="memdoc">
591 <p>ACTLR: L1PCTL Mask. </p>
595 <a id="ga546f1f2bbf7344bad6522205257f17ae" name="ga546f1f2bbf7344bad6522205257f17ae"></a>
596 <h2 class="memtitle"><span class="permalink"><a href="#ga546f1f2bbf7344bad6522205257f17ae">◆ </a></span>ACTLR_L1PCTL_Pos</h2>
598 <div class="memitem">
599 <div class="memproto">
600 <table class="memname">
602 <td class="memname">#define ACTLR_L1PCTL_Pos   13U</td>
605 </div><div class="memdoc">
607 <p>ACTLR: L1PCTL Position. </p>
611 <a id="ga969c20495fe3e50e8c2a73454688a674" name="ga969c20495fe3e50e8c2a73454688a674"></a>
612 <h2 class="memtitle"><span class="permalink"><a href="#ga969c20495fe3e50e8c2a73454688a674">◆ </a></span>ACTLR_L1PE_Msk</h2>
614 <div class="memitem">
615 <div class="memproto">
616 <table class="memname">
618 <td class="memname">#define ACTLR_L1PE_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga65c3c81261a2aa26022f6bb967c4e56b">ACTLR_L1PE_Pos</a>)</td>
621 </div><div class="memdoc">
623 <p>ACTLR: L1PE Mask. </p>
627 <a id="ga65c3c81261a2aa26022f6bb967c4e56b" name="ga65c3c81261a2aa26022f6bb967c4e56b"></a>
628 <h2 class="memtitle"><span class="permalink"><a href="#ga65c3c81261a2aa26022f6bb967c4e56b">◆ </a></span>ACTLR_L1PE_Pos</h2>
630 <div class="memitem">
631 <div class="memproto">
632 <table class="memname">
634 <td class="memname">#define ACTLR_L1PE_Pos   2U</td>
637 </div><div class="memdoc">
639 <p>ACTLR: L1PE Position. </p>
643 <a id="ga6aafd83ca6c02f705def8edc8c064c04" name="ga6aafd83ca6c02f705def8edc8c064c04"></a>
644 <h2 class="memtitle"><span class="permalink"><a href="#ga6aafd83ca6c02f705def8edc8c064c04">◆ </a></span>ACTLR_L1RADIS_Msk</h2>
646 <div class="memitem">
647 <div class="memproto">
648 <table class="memname">
650 <td class="memname">#define ACTLR_L1RADIS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf8b306b854ecd78110cf944d414644a1">ACTLR_L1RADIS_Pos</a>)</td>
653 </div><div class="memdoc">
655 <p>ACTLR: L1RADIS Mask. </p>
659 <a id="gaf8b306b854ecd78110cf944d414644a1" name="gaf8b306b854ecd78110cf944d414644a1"></a>
660 <h2 class="memtitle"><span class="permalink"><a href="#gaf8b306b854ecd78110cf944d414644a1">◆ </a></span>ACTLR_L1RADIS_Pos</h2>
662 <div class="memitem">
663 <div class="memproto">
664 <table class="memname">
666 <td class="memname">#define ACTLR_L1RADIS_Pos   12U</td>
669 </div><div class="memdoc">
671 <p>ACTLR: L1RADIS Position. </p>
675 <a id="gad84b20f4f5d1979bb000a14a582cad12" name="gad84b20f4f5d1979bb000a14a582cad12"></a>
676 <h2 class="memtitle"><span class="permalink"><a href="#gad84b20f4f5d1979bb000a14a582cad12">◆ </a></span>ACTLR_L2RADIS_Msk</h2>
678 <div class="memitem">
679 <div class="memproto">
680 <table class="memname">
682 <td class="memname">#define ACTLR_L2RADIS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga505f33bbe45bbcaa9fcb738cb30daf4e">ACTLR_L2RADIS_Pos</a>)</td>
685 </div><div class="memdoc">
687 <p>ACTLR: L2RADIS Mask. </p>
691 <a id="ga505f33bbe45bbcaa9fcb738cb30daf4e" name="ga505f33bbe45bbcaa9fcb738cb30daf4e"></a>
692 <h2 class="memtitle"><span class="permalink"><a href="#ga505f33bbe45bbcaa9fcb738cb30daf4e">◆ </a></span>ACTLR_L2RADIS_Pos</h2>
694 <div class="memitem">
695 <div class="memproto">
696 <table class="memname">
698 <td class="memname">#define ACTLR_L2RADIS_Pos   11U</td>
701 </div><div class="memdoc">
703 <p>ACTLR: L2RADIS Position. </p>
707 <a id="gadec8e5d68791dc4749bf3f075a3559fb" name="gadec8e5d68791dc4749bf3f075a3559fb"></a>
708 <h2 class="memtitle"><span class="permalink"><a href="#gadec8e5d68791dc4749bf3f075a3559fb">◆ </a></span>ACTLR_PARITY_Msk</h2>
710 <div class="memitem">
711 <div class="memproto">
712 <table class="memname">
714 <td class="memname">#define ACTLR_PARITY_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8300a65b41aa3f5c69c7cc713c847749">ACTLR_PARITY_Pos</a>)</td>
717 </div><div class="memdoc">
719 <p>ACTLR: PARITY Mask. </p>
723 <a id="ga8300a65b41aa3f5c69c7cc713c847749" name="ga8300a65b41aa3f5c69c7cc713c847749"></a>
724 <h2 class="memtitle"><span class="permalink"><a href="#ga8300a65b41aa3f5c69c7cc713c847749">◆ </a></span>ACTLR_PARITY_Pos</h2>
726 <div class="memitem">
727 <div class="memproto">
728 <table class="memname">
730 <td class="memname">#define ACTLR_PARITY_Pos   9U</td>
733 </div><div class="memdoc">
735 <p>ACTLR: PARITY Position. </p>
739 <a id="gac6aea849e5320c0e93321d5d8b0c117c" name="gac6aea849e5320c0e93321d5d8b0c117c"></a>
740 <h2 class="memtitle"><span class="permalink"><a href="#gac6aea849e5320c0e93321d5d8b0c117c">◆ </a></span>ACTLR_RADIS_Msk</h2>
742 <div class="memitem">
743 <div class="memproto">
744 <table class="memname">
746 <td class="memname">#define ACTLR_RADIS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#gaf7a424f7f8c4f46592ce8f47f4bced44">ACTLR_RADIS_Pos</a>)</td>
749 </div><div class="memdoc">
751 <p>ACTLR: RADIS Mask. </p>
755 <a id="gaf7a424f7f8c4f46592ce8f47f4bced44" name="gaf7a424f7f8c4f46592ce8f47f4bced44"></a>
756 <h2 class="memtitle"><span class="permalink"><a href="#gaf7a424f7f8c4f46592ce8f47f4bced44">◆ </a></span>ACTLR_RADIS_Pos</h2>
758 <div class="memitem">
759 <div class="memproto">
760 <table class="memname">
762 <td class="memname">#define ACTLR_RADIS_Pos   12U</td>
765 </div><div class="memdoc">
767 <p>ACTLR: RADIS Position. </p>
771 <a id="ga8487babc3514e2bb8f3d524e5f80d95f" name="ga8487babc3514e2bb8f3d524e5f80d95f"></a>
772 <h2 class="memtitle"><span class="permalink"><a href="#ga8487babc3514e2bb8f3d524e5f80d95f">◆ </a></span>ACTLR_RSDIS_Msk</h2>
774 <div class="memitem">
775 <div class="memproto">
776 <table class="memname">
778 <td class="memname">#define ACTLR_RSDIS_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga4412a55ce52db3c5a4f035fcd0e350c6">ACTLR_RSDIS_Pos</a>)</td>
781 </div><div class="memdoc">
783 <p>ACTLR: RSDIS Mask. </p>
787 <a id="ga4412a55ce52db3c5a4f035fcd0e350c6" name="ga4412a55ce52db3c5a4f035fcd0e350c6"></a>
788 <h2 class="memtitle"><span class="permalink"><a href="#ga4412a55ce52db3c5a4f035fcd0e350c6">◆ </a></span>ACTLR_RSDIS_Pos</h2>
790 <div class="memitem">
791 <div class="memproto">
792 <table class="memname">
794 <td class="memname">#define ACTLR_RSDIS_Pos   17U</td>
797 </div><div class="memdoc">
799 <p>ACTLR: RSDIS Position. </p>
803 <a id="gac6dcc315f6c4527434b9b0e4106771d8" name="gac6dcc315f6c4527434b9b0e4106771d8"></a>
804 <h2 class="memtitle"><span class="permalink"><a href="#gac6dcc315f6c4527434b9b0e4106771d8">◆ </a></span>ACTLR_SMP_Msk</h2>
806 <div class="memitem">
807 <div class="memproto">
808 <table class="memname">
810 <td class="memname">#define ACTLR_SMP_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga8cb19db067cca1e064189b27b1f1bcbf">ACTLR_SMP_Pos</a>)</td>
813 </div><div class="memdoc">
815 <p>ACTLR: SMP Mask. </p>
819 <a id="ga8cb19db067cca1e064189b27b1f1bcbf" name="ga8cb19db067cca1e064189b27b1f1bcbf"></a>
820 <h2 class="memtitle"><span class="permalink"><a href="#ga8cb19db067cca1e064189b27b1f1bcbf">◆ </a></span>ACTLR_SMP_Pos</h2>
822 <div class="memitem">
823 <div class="memproto">
824 <table class="memname">
826 <td class="memname">#define ACTLR_SMP_Pos   6U</td>
829 </div><div class="memdoc">
831 <p>ACTLR: SMP Position. </p>
835 <a id="gae5a89cb553773b10e86a9c826f11179f" name="gae5a89cb553773b10e86a9c826f11179f"></a>
836 <h2 class="memtitle"><span class="permalink"><a href="#gae5a89cb553773b10e86a9c826f11179f">◆ </a></span>ACTLR_WFLZM_Msk</h2>
838 <div class="memitem">
839 <div class="memproto">
840 <table class="memname">
842 <td class="memname">#define ACTLR_WFLZM_Msk   (1UL << <a class="el" href="group__CMSIS__ACTLR__BITS.html#ga104112fe1d88dde49635e9b0f9530306">ACTLR_WFLZM_Pos</a>)</td>
845 </div><div class="memdoc">
847 <p>ACTLR: WFLZM Mask. </p>
851 <a id="ga104112fe1d88dde49635e9b0f9530306" name="ga104112fe1d88dde49635e9b0f9530306"></a>
852 <h2 class="memtitle"><span class="permalink"><a href="#ga104112fe1d88dde49635e9b0f9530306">◆ </a></span>ACTLR_WFLZM_Pos</h2>
854 <div class="memitem">
855 <div class="memproto">
856 <table class="memname">
858 <td class="memname">#define ACTLR_WFLZM_Pos   3U</td>
861 </div><div class="memdoc">
863 <p>ACTLR: WFLZM Position. </p>
867 </div><!-- contents -->
868 </div><!-- doc-content -->
869 <!-- start footer part -->
870 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
873 <script type="text/javascript">
875 writeFooter.call(this);