1 <!-- HTML header for doxygen 1.9.6-->
2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
8 <title>CMSIS-Core (Cortex-A): CPSR Bits</title>
9 <link href="doxygen.css" rel="stylesheet" type="text/css"/>
10 <link href="tabs.css" rel="stylesheet" type="text/css"/>
11 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
12 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
13 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
14 <script type="text/javascript" src="jquery.js"></script>
15 <script type="text/javascript" src="dynsections.js"></script>
16 <script type="text/javascript" src="printComponentTabs.js"></script>
17 <script type="text/javascript" src="footer.js"></script>
18 <script type="text/javascript" src="navtree.js"></script>
19 <link href="navtree.css" rel="stylesheet" type="text/css"/>
20 <script type="text/javascript" src="resize.js"></script>
21 <script type="text/javascript" src="navtreedata.js"></script>
22 <script type="text/javascript" src="navtree.js"></script>
23 <link href="search/search.css" rel="stylesheet" type="text/css"/>
24 <script type="text/javascript" src="search/searchdata.js"></script>
25 <script type="text/javascript" src="search/search.js"></script>
26 <script type="text/javascript">
27 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
28 $(document).ready(function() { init_search(); });
31 <script type="text/javascript" src="darkmode_toggle.js"></script>
32 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
33 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
34 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
35 <link href="version.css" rel="stylesheet" type="text/css" />
36 <script type="text/javascript" src="../../../version.js"></script>
39 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
41 <table cellspacing="0" cellpadding="0">
43 <tr style="height: 55px;">
44 <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
45 <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
46 <div id="projectname">CMSIS-Core (Cortex-A)
47  <span id="projectnumber"><script type="text/javascript">
49 writeHeader.call(this);
50 writeVersionDropdown.call(this);
55 <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
57 <td> <div id="MSearchBox" class="MSearchBoxInactive">
59 <span id="MSearchSelect" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"> </span>
60 <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
61 onfocus="searchBox.OnSearchFieldFocus(true)"
62 onblur="searchBox.OnSearchFieldFocus(false)"
63 onkeyup="searchBox.OnSearchFieldChange(event)"/>
64 </span><span class="right">
65 <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
69 <!--END !PROJECT_NAME-->
74 <!-- end header part -->
75 <div id="CMSISnav" class="tabs1">
77 <script type="text/javascript">
78 writeComponentTabs.call(this);
82 <script type="text/javascript">
83 writeSubComponentTabs.call(this);
85 <!-- Generated by Doxygen 1.9.6 -->
86 <script type="text/javascript">
87 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
88 var searchBox = new SearchBox("searchBox", "search/",'.html');
92 <div id="side-nav" class="ui-resizable side-nav-resizable">
94 <div id="nav-tree-contents">
95 <div id="nav-sync" class="sync"></div>
98 <div id="splitbar" style="-moz-user-select:none;"
99 class="ui-resizable-handle">
102 <script type="text/javascript">
103 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
104 $(document).ready(function(){initNavTree('group__CMSIS__CPSR__BITS.html',''); initResizable(); });
107 <div id="doc-content">
108 <!-- window showing the filter options -->
109 <div id="MSearchSelectWindow"
110 onmouseover="return searchBox.OnSearchSelectShow()"
111 onmouseout="return searchBox.OnSearchSelectHide()"
112 onkeydown="return searchBox.OnSearchSelectKey(event)">
115 <!-- iframe showing the search results (closed by default) -->
116 <div id="MSearchResultsWindow">
117 <div id="MSearchResults">
120 <div id="SRResults"></div>
121 <div class="SRStatus" id="Loading">Loading...</div>
122 <div class="SRStatus" id="Searching">Searching...</div>
123 <div class="SRStatus" id="NoMatches">No Matches</div>
130 <div class="summary">
131 <a href="#define-members">Macros</a> </div>
132 <div class="headertitle"><div class="title">CPSR Bits<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Core Register Access</a> » <a class="el" href="group__CMSIS__CPSR.html">Current Program Status Register (CPSR)</a></div></div></div>
134 <div class="contents">
136 <p>Bit position and mask macros.
137 <a href="#details">More...</a></p>
138 <table class="memberdecls">
139 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
140 Macros</h2></td></tr>
141 <tr class="memitem:gaaedc00ebe496885524daac4190742f84"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gaaedc00ebe496885524daac4190742f84">CPSR_N_Pos</a>   31U</td></tr>
142 <tr class="memdesc:gaaedc00ebe496885524daac4190742f84"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: N Position. <br /></td></tr>
143 <tr class="separator:gaaedc00ebe496885524daac4190742f84"><td class="memSeparator" colspan="2"> </td></tr>
144 <tr class="memitem:ga6c4a636a3b5ec71e0f2eb021ac353544"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6c4a636a3b5ec71e0f2eb021ac353544">CPSR_N_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaaedc00ebe496885524daac4190742f84">CPSR_N_Pos</a>)</td></tr>
145 <tr class="memdesc:ga6c4a636a3b5ec71e0f2eb021ac353544"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: N Mask. <br /></td></tr>
146 <tr class="separator:ga6c4a636a3b5ec71e0f2eb021ac353544"><td class="memSeparator" colspan="2"> </td></tr>
147 <tr class="memitem:ga18e9f21fcda9d385d23a4de0ef860cd4"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga18e9f21fcda9d385d23a4de0ef860cd4">CPSR_Z_Pos</a>   30U</td></tr>
148 <tr class="memdesc:ga18e9f21fcda9d385d23a4de0ef860cd4"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: Z Position. <br /></td></tr>
149 <tr class="separator:ga18e9f21fcda9d385d23a4de0ef860cd4"><td class="memSeparator" colspan="2"> </td></tr>
150 <tr class="memitem:gab091112988009fb8360b01c79d993f67"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gab091112988009fb8360b01c79d993f67">CPSR_Z_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga18e9f21fcda9d385d23a4de0ef860cd4">CPSR_Z_Pos</a>)</td></tr>
151 <tr class="memdesc:gab091112988009fb8360b01c79d993f67"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: Z Mask. <br /></td></tr>
152 <tr class="separator:gab091112988009fb8360b01c79d993f67"><td class="memSeparator" colspan="2"> </td></tr>
153 <tr class="memitem:ga8565df3cf054dc09506e1c0ea4790131"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga8565df3cf054dc09506e1c0ea4790131">CPSR_C_Pos</a>   29U</td></tr>
154 <tr class="memdesc:ga8565df3cf054dc09506e1c0ea4790131"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: C Position. <br /></td></tr>
155 <tr class="separator:ga8565df3cf054dc09506e1c0ea4790131"><td class="memSeparator" colspan="2"> </td></tr>
156 <tr class="memitem:ga3bc30b14b9b0bf113600eb882304244c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga3bc30b14b9b0bf113600eb882304244c">CPSR_C_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga8565df3cf054dc09506e1c0ea4790131">CPSR_C_Pos</a>)</td></tr>
157 <tr class="memdesc:ga3bc30b14b9b0bf113600eb882304244c"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: C Mask. <br /></td></tr>
158 <tr class="separator:ga3bc30b14b9b0bf113600eb882304244c"><td class="memSeparator" colspan="2"> </td></tr>
159 <tr class="memitem:ga5685fa5745113b4ff61181ee439bc2a5"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga5685fa5745113b4ff61181ee439bc2a5">CPSR_V_Pos</a>   28U</td></tr>
160 <tr class="memdesc:ga5685fa5745113b4ff61181ee439bc2a5"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: V Position. <br /></td></tr>
161 <tr class="separator:ga5685fa5745113b4ff61181ee439bc2a5"><td class="memSeparator" colspan="2"> </td></tr>
162 <tr class="memitem:ga9b9fe5c1da5e922cbff18215b70b4252"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga9b9fe5c1da5e922cbff18215b70b4252">CPSR_V_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga5685fa5745113b4ff61181ee439bc2a5">CPSR_V_Pos</a>)</td></tr>
163 <tr class="memdesc:ga9b9fe5c1da5e922cbff18215b70b4252"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: V Mask. <br /></td></tr>
164 <tr class="separator:ga9b9fe5c1da5e922cbff18215b70b4252"><td class="memSeparator" colspan="2"> </td></tr>
165 <tr class="memitem:ga84c8427c30fdce15f7191bd4f93d7ab7"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga84c8427c30fdce15f7191bd4f93d7ab7">CPSR_Q_Pos</a>   27U</td></tr>
166 <tr class="memdesc:ga84c8427c30fdce15f7191bd4f93d7ab7"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: Q Position. <br /></td></tr>
167 <tr class="separator:ga84c8427c30fdce15f7191bd4f93d7ab7"><td class="memSeparator" colspan="2"> </td></tr>
168 <tr class="memitem:gaba36b1ac0438594afdc6eef220d2e146"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gaba36b1ac0438594afdc6eef220d2e146">CPSR_Q_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga84c8427c30fdce15f7191bd4f93d7ab7">CPSR_Q_Pos</a>)</td></tr>
169 <tr class="memdesc:gaba36b1ac0438594afdc6eef220d2e146"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: Q Mask. <br /></td></tr>
170 <tr class="separator:gaba36b1ac0438594afdc6eef220d2e146"><td class="memSeparator" colspan="2"> </td></tr>
171 <tr class="memitem:ga450f3fff0642431fd3478a04b70c3d87"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga450f3fff0642431fd3478a04b70c3d87">CPSR_IT0_Pos</a>   25U</td></tr>
172 <tr class="memdesc:ga450f3fff0642431fd3478a04b70c3d87"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: IT0 Position. <br /></td></tr>
173 <tr class="separator:ga450f3fff0642431fd3478a04b70c3d87"><td class="memSeparator" colspan="2"> </td></tr>
174 <tr class="memitem:ga128366788d0f94d52fbe4610162c97e5"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga128366788d0f94d52fbe4610162c97e5">CPSR_IT0_Msk</a>   (3UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga450f3fff0642431fd3478a04b70c3d87">CPSR_IT0_Pos</a>)</td></tr>
175 <tr class="memdesc:ga128366788d0f94d52fbe4610162c97e5"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: IT0 Mask. <br /></td></tr>
176 <tr class="separator:ga128366788d0f94d52fbe4610162c97e5"><td class="memSeparator" colspan="2"> </td></tr>
177 <tr class="memitem:ga6b49ddfb770143a51aa682b56be2e990"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6b49ddfb770143a51aa682b56be2e990">CPSR_J_Pos</a>   24U</td></tr>
178 <tr class="memdesc:ga6b49ddfb770143a51aa682b56be2e990"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: J Position. <br /></td></tr>
179 <tr class="separator:ga6b49ddfb770143a51aa682b56be2e990"><td class="memSeparator" colspan="2"> </td></tr>
180 <tr class="memitem:ga6b52a05ec2e95ade71b65090f19285c2"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6b52a05ec2e95ade71b65090f19285c2">CPSR_J_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6b49ddfb770143a51aa682b56be2e990">CPSR_J_Pos</a>)</td></tr>
181 <tr class="memdesc:ga6b52a05ec2e95ade71b65090f19285c2"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: J Mask. <br /></td></tr>
182 <tr class="separator:ga6b52a05ec2e95ade71b65090f19285c2"><td class="memSeparator" colspan="2"> </td></tr>
183 <tr class="memitem:ga37aa76465f6c6055395790e74169d760"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga37aa76465f6c6055395790e74169d760">CPSR_GE_Pos</a>   16U</td></tr>
184 <tr class="memdesc:ga37aa76465f6c6055395790e74169d760"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: GE Position. <br /></td></tr>
185 <tr class="separator:ga37aa76465f6c6055395790e74169d760"><td class="memSeparator" colspan="2"> </td></tr>
186 <tr class="memitem:ga9a3a6a87437892954cb37662ff27521a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga9a3a6a87437892954cb37662ff27521a">CPSR_GE_Msk</a>   (0xFUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga37aa76465f6c6055395790e74169d760">CPSR_GE_Pos</a>)</td></tr>
187 <tr class="memdesc:ga9a3a6a87437892954cb37662ff27521a"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: GE Mask. <br /></td></tr>
188 <tr class="separator:ga9a3a6a87437892954cb37662ff27521a"><td class="memSeparator" colspan="2"> </td></tr>
189 <tr class="memitem:gaa2ab21d87052b439c06f058fb65036a5"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gaa2ab21d87052b439c06f058fb65036a5">CPSR_IT1_Pos</a>   10U</td></tr>
190 <tr class="memdesc:gaa2ab21d87052b439c06f058fb65036a5"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: IT1 Position. <br /></td></tr>
191 <tr class="separator:gaa2ab21d87052b439c06f058fb65036a5"><td class="memSeparator" colspan="2"> </td></tr>
192 <tr class="memitem:ga791263c8a9707795b5824dae5485cd39"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga791263c8a9707795b5824dae5485cd39">CPSR_IT1_Msk</a>   (0x3FUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaa2ab21d87052b439c06f058fb65036a5">CPSR_IT1_Pos</a>)</td></tr>
193 <tr class="memdesc:ga791263c8a9707795b5824dae5485cd39"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: IT1 Mask. <br /></td></tr>
194 <tr class="separator:ga791263c8a9707795b5824dae5485cd39"><td class="memSeparator" colspan="2"> </td></tr>
195 <tr class="memitem:ga6a5e065d9ea93489105c3d62c1d3c08f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6a5e065d9ea93489105c3d62c1d3c08f">CPSR_E_Pos</a>   9U</td></tr>
196 <tr class="memdesc:ga6a5e065d9ea93489105c3d62c1d3c08f"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: E Position. <br /></td></tr>
197 <tr class="separator:ga6a5e065d9ea93489105c3d62c1d3c08f"><td class="memSeparator" colspan="2"> </td></tr>
198 <tr class="memitem:ga6661712dd33a50ce4a42e13bf72aa35b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6661712dd33a50ce4a42e13bf72aa35b">CPSR_E_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6a5e065d9ea93489105c3d62c1d3c08f">CPSR_E_Pos</a>)</td></tr>
199 <tr class="memdesc:ga6661712dd33a50ce4a42e13bf72aa35b"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: E Mask. <br /></td></tr>
200 <tr class="separator:ga6661712dd33a50ce4a42e13bf72aa35b"><td class="memSeparator" colspan="2"> </td></tr>
201 <tr class="memitem:ga6f8aa35ca07825d6b4498ae6e2ab616b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga6f8aa35ca07825d6b4498ae6e2ab616b">CPSR_A_Pos</a>   8U</td></tr>
202 <tr class="memdesc:ga6f8aa35ca07825d6b4498ae6e2ab616b"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: A Position. <br /></td></tr>
203 <tr class="separator:ga6f8aa35ca07825d6b4498ae6e2ab616b"><td class="memSeparator" colspan="2"> </td></tr>
204 <tr class="memitem:ga002803fa282333e0ead5c9b4cf748cb1"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga002803fa282333e0ead5c9b4cf748cb1">CPSR_A_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6f8aa35ca07825d6b4498ae6e2ab616b">CPSR_A_Pos</a>)</td></tr>
205 <tr class="memdesc:ga002803fa282333e0ead5c9b4cf748cb1"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: A Mask. <br /></td></tr>
206 <tr class="separator:ga002803fa282333e0ead5c9b4cf748cb1"><td class="memSeparator" colspan="2"> </td></tr>
207 <tr class="memitem:gad1d9be2f731f5400fc87076ce3495e59"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gad1d9be2f731f5400fc87076ce3495e59">CPSR_I_Pos</a>   7U</td></tr>
208 <tr class="memdesc:gad1d9be2f731f5400fc87076ce3495e59"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: I Position. <br /></td></tr>
209 <tr class="separator:gad1d9be2f731f5400fc87076ce3495e59"><td class="memSeparator" colspan="2"> </td></tr>
210 <tr class="memitem:gad9abe93ba1179e254a70e325cb1a5834"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gad9abe93ba1179e254a70e325cb1a5834">CPSR_I_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gad1d9be2f731f5400fc87076ce3495e59">CPSR_I_Pos</a>)</td></tr>
211 <tr class="memdesc:gad9abe93ba1179e254a70e325cb1a5834"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: I Mask. <br /></td></tr>
212 <tr class="separator:gad9abe93ba1179e254a70e325cb1a5834"><td class="memSeparator" colspan="2"> </td></tr>
213 <tr class="memitem:ga5e9868fdea8e65374b25ddd2fde1bf62"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga5e9868fdea8e65374b25ddd2fde1bf62">CPSR_F_Pos</a>   6U</td></tr>
214 <tr class="memdesc:ga5e9868fdea8e65374b25ddd2fde1bf62"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: F Position. <br /></td></tr>
215 <tr class="separator:ga5e9868fdea8e65374b25ddd2fde1bf62"><td class="memSeparator" colspan="2"> </td></tr>
216 <tr class="memitem:ga4df09481ffd9dfb17823a8e9895b1566"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga4df09481ffd9dfb17823a8e9895b1566">CPSR_F_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga5e9868fdea8e65374b25ddd2fde1bf62">CPSR_F_Pos</a>)</td></tr>
217 <tr class="memdesc:ga4df09481ffd9dfb17823a8e9895b1566"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: F Mask. <br /></td></tr>
218 <tr class="separator:ga4df09481ffd9dfb17823a8e9895b1566"><td class="memSeparator" colspan="2"> </td></tr>
219 <tr class="memitem:gaa1134ff3e774b1354a43227b798a707c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gaa1134ff3e774b1354a43227b798a707c">CPSR_T_Pos</a>   5U</td></tr>
220 <tr class="memdesc:gaa1134ff3e774b1354a43227b798a707c"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: T Position. <br /></td></tr>
221 <tr class="separator:gaa1134ff3e774b1354a43227b798a707c"><td class="memSeparator" colspan="2"> </td></tr>
222 <tr class="memitem:ga23ed422711cbd2f9a5dcbe6c05b2a720"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga23ed422711cbd2f9a5dcbe6c05b2a720">CPSR_T_Msk</a>   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaa1134ff3e774b1354a43227b798a707c">CPSR_T_Pos</a>)</td></tr>
223 <tr class="memdesc:ga23ed422711cbd2f9a5dcbe6c05b2a720"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: T Mask. <br /></td></tr>
224 <tr class="separator:ga23ed422711cbd2f9a5dcbe6c05b2a720"><td class="memSeparator" colspan="2"> </td></tr>
225 <tr class="memitem:ga4e9e49c9a75cf3e7d696fc77de7d44d1"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#ga4e9e49c9a75cf3e7d696fc77de7d44d1">CPSR_M_Pos</a>   0U</td></tr>
226 <tr class="memdesc:ga4e9e49c9a75cf3e7d696fc77de7d44d1"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: M Position. <br /></td></tr>
227 <tr class="separator:ga4e9e49c9a75cf3e7d696fc77de7d44d1"><td class="memSeparator" colspan="2"> </td></tr>
228 <tr class="memitem:gadce47959b814f70f802a139250daa04c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__CPSR__BITS.html#gadce47959b814f70f802a139250daa04c">CPSR_M_Msk</a>   (0x1FUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga4e9e49c9a75cf3e7d696fc77de7d44d1">CPSR_M_Pos</a>)</td></tr>
229 <tr class="memdesc:gadce47959b814f70f802a139250daa04c"><td class="mdescLeft"> </td><td class="mdescRight">CPSR: M Mask. <br /></td></tr>
230 <tr class="separator:gadce47959b814f70f802a139250daa04c"><td class="memSeparator" colspan="2"> </td></tr>
232 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
233 <p>Bit position and mask macros. </p>
234 <h2 class="groupheader">Macro Definition Documentation</h2>
235 <a id="ga002803fa282333e0ead5c9b4cf748cb1" name="ga002803fa282333e0ead5c9b4cf748cb1"></a>
236 <h2 class="memtitle"><span class="permalink"><a href="#ga002803fa282333e0ead5c9b4cf748cb1">◆ </a></span>CPSR_A_Msk</h2>
238 <div class="memitem">
239 <div class="memproto">
240 <table class="memname">
242 <td class="memname">#define CPSR_A_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6f8aa35ca07825d6b4498ae6e2ab616b">CPSR_A_Pos</a>)</td>
245 </div><div class="memdoc">
247 <p>CPSR: A Mask. </p>
251 <a id="ga6f8aa35ca07825d6b4498ae6e2ab616b" name="ga6f8aa35ca07825d6b4498ae6e2ab616b"></a>
252 <h2 class="memtitle"><span class="permalink"><a href="#ga6f8aa35ca07825d6b4498ae6e2ab616b">◆ </a></span>CPSR_A_Pos</h2>
254 <div class="memitem">
255 <div class="memproto">
256 <table class="memname">
258 <td class="memname">#define CPSR_A_Pos   8U</td>
261 </div><div class="memdoc">
263 <p>CPSR: A Position. </p>
267 <a id="ga3bc30b14b9b0bf113600eb882304244c" name="ga3bc30b14b9b0bf113600eb882304244c"></a>
268 <h2 class="memtitle"><span class="permalink"><a href="#ga3bc30b14b9b0bf113600eb882304244c">◆ </a></span>CPSR_C_Msk</h2>
270 <div class="memitem">
271 <div class="memproto">
272 <table class="memname">
274 <td class="memname">#define CPSR_C_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga8565df3cf054dc09506e1c0ea4790131">CPSR_C_Pos</a>)</td>
277 </div><div class="memdoc">
279 <p>CPSR: C Mask. </p>
283 <a id="ga8565df3cf054dc09506e1c0ea4790131" name="ga8565df3cf054dc09506e1c0ea4790131"></a>
284 <h2 class="memtitle"><span class="permalink"><a href="#ga8565df3cf054dc09506e1c0ea4790131">◆ </a></span>CPSR_C_Pos</h2>
286 <div class="memitem">
287 <div class="memproto">
288 <table class="memname">
290 <td class="memname">#define CPSR_C_Pos   29U</td>
293 </div><div class="memdoc">
295 <p>CPSR: C Position. </p>
299 <a id="ga6661712dd33a50ce4a42e13bf72aa35b" name="ga6661712dd33a50ce4a42e13bf72aa35b"></a>
300 <h2 class="memtitle"><span class="permalink"><a href="#ga6661712dd33a50ce4a42e13bf72aa35b">◆ </a></span>CPSR_E_Msk</h2>
302 <div class="memitem">
303 <div class="memproto">
304 <table class="memname">
306 <td class="memname">#define CPSR_E_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6a5e065d9ea93489105c3d62c1d3c08f">CPSR_E_Pos</a>)</td>
309 </div><div class="memdoc">
311 <p>CPSR: E Mask. </p>
315 <a id="ga6a5e065d9ea93489105c3d62c1d3c08f" name="ga6a5e065d9ea93489105c3d62c1d3c08f"></a>
316 <h2 class="memtitle"><span class="permalink"><a href="#ga6a5e065d9ea93489105c3d62c1d3c08f">◆ </a></span>CPSR_E_Pos</h2>
318 <div class="memitem">
319 <div class="memproto">
320 <table class="memname">
322 <td class="memname">#define CPSR_E_Pos   9U</td>
325 </div><div class="memdoc">
327 <p>CPSR: E Position. </p>
331 <a id="ga4df09481ffd9dfb17823a8e9895b1566" name="ga4df09481ffd9dfb17823a8e9895b1566"></a>
332 <h2 class="memtitle"><span class="permalink"><a href="#ga4df09481ffd9dfb17823a8e9895b1566">◆ </a></span>CPSR_F_Msk</h2>
334 <div class="memitem">
335 <div class="memproto">
336 <table class="memname">
338 <td class="memname">#define CPSR_F_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga5e9868fdea8e65374b25ddd2fde1bf62">CPSR_F_Pos</a>)</td>
341 </div><div class="memdoc">
343 <p>CPSR: F Mask. </p>
347 <a id="ga5e9868fdea8e65374b25ddd2fde1bf62" name="ga5e9868fdea8e65374b25ddd2fde1bf62"></a>
348 <h2 class="memtitle"><span class="permalink"><a href="#ga5e9868fdea8e65374b25ddd2fde1bf62">◆ </a></span>CPSR_F_Pos</h2>
350 <div class="memitem">
351 <div class="memproto">
352 <table class="memname">
354 <td class="memname">#define CPSR_F_Pos   6U</td>
357 </div><div class="memdoc">
359 <p>CPSR: F Position. </p>
363 <a id="ga9a3a6a87437892954cb37662ff27521a" name="ga9a3a6a87437892954cb37662ff27521a"></a>
364 <h2 class="memtitle"><span class="permalink"><a href="#ga9a3a6a87437892954cb37662ff27521a">◆ </a></span>CPSR_GE_Msk</h2>
366 <div class="memitem">
367 <div class="memproto">
368 <table class="memname">
370 <td class="memname">#define CPSR_GE_Msk   (0xFUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga37aa76465f6c6055395790e74169d760">CPSR_GE_Pos</a>)</td>
373 </div><div class="memdoc">
375 <p>CPSR: GE Mask. </p>
379 <a id="ga37aa76465f6c6055395790e74169d760" name="ga37aa76465f6c6055395790e74169d760"></a>
380 <h2 class="memtitle"><span class="permalink"><a href="#ga37aa76465f6c6055395790e74169d760">◆ </a></span>CPSR_GE_Pos</h2>
382 <div class="memitem">
383 <div class="memproto">
384 <table class="memname">
386 <td class="memname">#define CPSR_GE_Pos   16U</td>
389 </div><div class="memdoc">
391 <p>CPSR: GE Position. </p>
395 <a id="gad9abe93ba1179e254a70e325cb1a5834" name="gad9abe93ba1179e254a70e325cb1a5834"></a>
396 <h2 class="memtitle"><span class="permalink"><a href="#gad9abe93ba1179e254a70e325cb1a5834">◆ </a></span>CPSR_I_Msk</h2>
398 <div class="memitem">
399 <div class="memproto">
400 <table class="memname">
402 <td class="memname">#define CPSR_I_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gad1d9be2f731f5400fc87076ce3495e59">CPSR_I_Pos</a>)</td>
405 </div><div class="memdoc">
407 <p>CPSR: I Mask. </p>
411 <a id="gad1d9be2f731f5400fc87076ce3495e59" name="gad1d9be2f731f5400fc87076ce3495e59"></a>
412 <h2 class="memtitle"><span class="permalink"><a href="#gad1d9be2f731f5400fc87076ce3495e59">◆ </a></span>CPSR_I_Pos</h2>
414 <div class="memitem">
415 <div class="memproto">
416 <table class="memname">
418 <td class="memname">#define CPSR_I_Pos   7U</td>
421 </div><div class="memdoc">
423 <p>CPSR: I Position. </p>
427 <a id="ga128366788d0f94d52fbe4610162c97e5" name="ga128366788d0f94d52fbe4610162c97e5"></a>
428 <h2 class="memtitle"><span class="permalink"><a href="#ga128366788d0f94d52fbe4610162c97e5">◆ </a></span>CPSR_IT0_Msk</h2>
430 <div class="memitem">
431 <div class="memproto">
432 <table class="memname">
434 <td class="memname">#define CPSR_IT0_Msk   (3UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga450f3fff0642431fd3478a04b70c3d87">CPSR_IT0_Pos</a>)</td>
437 </div><div class="memdoc">
439 <p>CPSR: IT0 Mask. </p>
443 <a id="ga450f3fff0642431fd3478a04b70c3d87" name="ga450f3fff0642431fd3478a04b70c3d87"></a>
444 <h2 class="memtitle"><span class="permalink"><a href="#ga450f3fff0642431fd3478a04b70c3d87">◆ </a></span>CPSR_IT0_Pos</h2>
446 <div class="memitem">
447 <div class="memproto">
448 <table class="memname">
450 <td class="memname">#define CPSR_IT0_Pos   25U</td>
453 </div><div class="memdoc">
455 <p>CPSR: IT0 Position. </p>
459 <a id="ga791263c8a9707795b5824dae5485cd39" name="ga791263c8a9707795b5824dae5485cd39"></a>
460 <h2 class="memtitle"><span class="permalink"><a href="#ga791263c8a9707795b5824dae5485cd39">◆ </a></span>CPSR_IT1_Msk</h2>
462 <div class="memitem">
463 <div class="memproto">
464 <table class="memname">
466 <td class="memname">#define CPSR_IT1_Msk   (0x3FUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaa2ab21d87052b439c06f058fb65036a5">CPSR_IT1_Pos</a>)</td>
469 </div><div class="memdoc">
471 <p>CPSR: IT1 Mask. </p>
475 <a id="gaa2ab21d87052b439c06f058fb65036a5" name="gaa2ab21d87052b439c06f058fb65036a5"></a>
476 <h2 class="memtitle"><span class="permalink"><a href="#gaa2ab21d87052b439c06f058fb65036a5">◆ </a></span>CPSR_IT1_Pos</h2>
478 <div class="memitem">
479 <div class="memproto">
480 <table class="memname">
482 <td class="memname">#define CPSR_IT1_Pos   10U</td>
485 </div><div class="memdoc">
487 <p>CPSR: IT1 Position. </p>
491 <a id="ga6b52a05ec2e95ade71b65090f19285c2" name="ga6b52a05ec2e95ade71b65090f19285c2"></a>
492 <h2 class="memtitle"><span class="permalink"><a href="#ga6b52a05ec2e95ade71b65090f19285c2">◆ </a></span>CPSR_J_Msk</h2>
494 <div class="memitem">
495 <div class="memproto">
496 <table class="memname">
498 <td class="memname">#define CPSR_J_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga6b49ddfb770143a51aa682b56be2e990">CPSR_J_Pos</a>)</td>
501 </div><div class="memdoc">
503 <p>CPSR: J Mask. </p>
507 <a id="ga6b49ddfb770143a51aa682b56be2e990" name="ga6b49ddfb770143a51aa682b56be2e990"></a>
508 <h2 class="memtitle"><span class="permalink"><a href="#ga6b49ddfb770143a51aa682b56be2e990">◆ </a></span>CPSR_J_Pos</h2>
510 <div class="memitem">
511 <div class="memproto">
512 <table class="memname">
514 <td class="memname">#define CPSR_J_Pos   24U</td>
517 </div><div class="memdoc">
519 <p>CPSR: J Position. </p>
523 <a id="gadce47959b814f70f802a139250daa04c" name="gadce47959b814f70f802a139250daa04c"></a>
524 <h2 class="memtitle"><span class="permalink"><a href="#gadce47959b814f70f802a139250daa04c">◆ </a></span>CPSR_M_Msk</h2>
526 <div class="memitem">
527 <div class="memproto">
528 <table class="memname">
530 <td class="memname">#define CPSR_M_Msk   (0x1FUL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga4e9e49c9a75cf3e7d696fc77de7d44d1">CPSR_M_Pos</a>)</td>
533 </div><div class="memdoc">
535 <p>CPSR: M Mask. </p>
539 <a id="ga4e9e49c9a75cf3e7d696fc77de7d44d1" name="ga4e9e49c9a75cf3e7d696fc77de7d44d1"></a>
540 <h2 class="memtitle"><span class="permalink"><a href="#ga4e9e49c9a75cf3e7d696fc77de7d44d1">◆ </a></span>CPSR_M_Pos</h2>
542 <div class="memitem">
543 <div class="memproto">
544 <table class="memname">
546 <td class="memname">#define CPSR_M_Pos   0U</td>
549 </div><div class="memdoc">
551 <p>CPSR: M Position. </p>
555 <a id="ga6c4a636a3b5ec71e0f2eb021ac353544" name="ga6c4a636a3b5ec71e0f2eb021ac353544"></a>
556 <h2 class="memtitle"><span class="permalink"><a href="#ga6c4a636a3b5ec71e0f2eb021ac353544">◆ </a></span>CPSR_N_Msk</h2>
558 <div class="memitem">
559 <div class="memproto">
560 <table class="memname">
562 <td class="memname">#define CPSR_N_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaaedc00ebe496885524daac4190742f84">CPSR_N_Pos</a>)</td>
565 </div><div class="memdoc">
567 <p>CPSR: N Mask. </p>
571 <a id="gaaedc00ebe496885524daac4190742f84" name="gaaedc00ebe496885524daac4190742f84"></a>
572 <h2 class="memtitle"><span class="permalink"><a href="#gaaedc00ebe496885524daac4190742f84">◆ </a></span>CPSR_N_Pos</h2>
574 <div class="memitem">
575 <div class="memproto">
576 <table class="memname">
578 <td class="memname">#define CPSR_N_Pos   31U</td>
581 </div><div class="memdoc">
583 <p>CPSR: N Position. </p>
587 <a id="gaba36b1ac0438594afdc6eef220d2e146" name="gaba36b1ac0438594afdc6eef220d2e146"></a>
588 <h2 class="memtitle"><span class="permalink"><a href="#gaba36b1ac0438594afdc6eef220d2e146">◆ </a></span>CPSR_Q_Msk</h2>
590 <div class="memitem">
591 <div class="memproto">
592 <table class="memname">
594 <td class="memname">#define CPSR_Q_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga84c8427c30fdce15f7191bd4f93d7ab7">CPSR_Q_Pos</a>)</td>
597 </div><div class="memdoc">
599 <p>CPSR: Q Mask. </p>
603 <a id="ga84c8427c30fdce15f7191bd4f93d7ab7" name="ga84c8427c30fdce15f7191bd4f93d7ab7"></a>
604 <h2 class="memtitle"><span class="permalink"><a href="#ga84c8427c30fdce15f7191bd4f93d7ab7">◆ </a></span>CPSR_Q_Pos</h2>
606 <div class="memitem">
607 <div class="memproto">
608 <table class="memname">
610 <td class="memname">#define CPSR_Q_Pos   27U</td>
613 </div><div class="memdoc">
615 <p>CPSR: Q Position. </p>
619 <a id="ga23ed422711cbd2f9a5dcbe6c05b2a720" name="ga23ed422711cbd2f9a5dcbe6c05b2a720"></a>
620 <h2 class="memtitle"><span class="permalink"><a href="#ga23ed422711cbd2f9a5dcbe6c05b2a720">◆ </a></span>CPSR_T_Msk</h2>
622 <div class="memitem">
623 <div class="memproto">
624 <table class="memname">
626 <td class="memname">#define CPSR_T_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#gaa1134ff3e774b1354a43227b798a707c">CPSR_T_Pos</a>)</td>
629 </div><div class="memdoc">
631 <p>CPSR: T Mask. </p>
635 <a id="gaa1134ff3e774b1354a43227b798a707c" name="gaa1134ff3e774b1354a43227b798a707c"></a>
636 <h2 class="memtitle"><span class="permalink"><a href="#gaa1134ff3e774b1354a43227b798a707c">◆ </a></span>CPSR_T_Pos</h2>
638 <div class="memitem">
639 <div class="memproto">
640 <table class="memname">
642 <td class="memname">#define CPSR_T_Pos   5U</td>
645 </div><div class="memdoc">
647 <p>CPSR: T Position. </p>
651 <a id="ga9b9fe5c1da5e922cbff18215b70b4252" name="ga9b9fe5c1da5e922cbff18215b70b4252"></a>
652 <h2 class="memtitle"><span class="permalink"><a href="#ga9b9fe5c1da5e922cbff18215b70b4252">◆ </a></span>CPSR_V_Msk</h2>
654 <div class="memitem">
655 <div class="memproto">
656 <table class="memname">
658 <td class="memname">#define CPSR_V_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga5685fa5745113b4ff61181ee439bc2a5">CPSR_V_Pos</a>)</td>
661 </div><div class="memdoc">
663 <p>CPSR: V Mask. </p>
667 <a id="ga5685fa5745113b4ff61181ee439bc2a5" name="ga5685fa5745113b4ff61181ee439bc2a5"></a>
668 <h2 class="memtitle"><span class="permalink"><a href="#ga5685fa5745113b4ff61181ee439bc2a5">◆ </a></span>CPSR_V_Pos</h2>
670 <div class="memitem">
671 <div class="memproto">
672 <table class="memname">
674 <td class="memname">#define CPSR_V_Pos   28U</td>
677 </div><div class="memdoc">
679 <p>CPSR: V Position. </p>
683 <a id="gab091112988009fb8360b01c79d993f67" name="gab091112988009fb8360b01c79d993f67"></a>
684 <h2 class="memtitle"><span class="permalink"><a href="#gab091112988009fb8360b01c79d993f67">◆ </a></span>CPSR_Z_Msk</h2>
686 <div class="memitem">
687 <div class="memproto">
688 <table class="memname">
690 <td class="memname">#define CPSR_Z_Msk   (1UL << <a class="el" href="group__CMSIS__CPSR__BITS.html#ga18e9f21fcda9d385d23a4de0ef860cd4">CPSR_Z_Pos</a>)</td>
693 </div><div class="memdoc">
695 <p>CPSR: Z Mask. </p>
699 <a id="ga18e9f21fcda9d385d23a4de0ef860cd4" name="ga18e9f21fcda9d385d23a4de0ef860cd4"></a>
700 <h2 class="memtitle"><span class="permalink"><a href="#ga18e9f21fcda9d385d23a4de0ef860cd4">◆ </a></span>CPSR_Z_Pos</h2>
702 <div class="memitem">
703 <div class="memproto">
704 <table class="memname">
706 <td class="memname">#define CPSR_Z_Pos   30U</td>
709 </div><div class="memdoc">
711 <p>CPSR: Z Position. </p>
715 </div><!-- contents -->
716 </div><!-- doc-content -->
717 <!-- start footer part -->
718 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
721 <script type="text/javascript">
723 writeFooter.call(this);