1 /**************************************************************************//**
\r
3 * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File
\r
5 * @date 19. April 2016
\r
6 ******************************************************************************/
\r
8 * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
\r
10 * SPDX-License-Identifier: Apache-2.0
\r
12 * Licensed under the Apache License, Version 2.0 (the License); you may
\r
13 * not use this file except in compliance with the License.
\r
14 * You may obtain a copy of the License at
\r
16 * http://www.apache.org/licenses/LICENSE-2.0
\r
18 * Unless required by applicable law or agreed to in writing, software
\r
19 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
\r
20 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
\r
21 * See the License for the specific language governing permissions and
\r
22 * limitations under the License.
\r
25 #if defined ( __ICCARM__ )
\r
26 #pragma system_include /* treat file as system include file for MISRA check */
\r
27 #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
\r
28 #pragma clang system_header /* treat file as system include file */
\r
31 #ifndef __CORE_CM3_H_GENERIC
\r
32 #define __CORE_CM3_H_GENERIC
\r
41 \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
\r
42 CMSIS violates the following MISRA-C:2004 rules:
\r
44 \li Required Rule 8.5, object/function definition in header file.<br>
\r
45 Function definitions in header files are used to allow 'inlining'.
\r
47 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
\r
48 Unions are used for effective representation of core registers.
\r
50 \li Advisory Rule 19.7, Function-like macro defined.<br>
\r
51 Function-like macros are used to allow more efficient code.
\r
55 /*******************************************************************************
\r
57 ******************************************************************************/
\r
63 /* CMSIS CM3 definitions */
\r
64 #define __CM3_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS HAL main version */
\r
65 #define __CM3_CMSIS_VERSION_SUB ( 0U) /*!< [15:0] CMSIS HAL sub version */
\r
66 #define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
\r
67 __CM3_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
\r
69 #define __CORTEX_M (3U) /*!< Cortex-M Core */
\r
71 /* Common defines in core_*.h files
\r
72 - #define __ASM Compiler keyword for asm
\r
73 - #define __INLINE Compiler keyword for inline
\r
74 - #define __STATIC_INLINE Compiler keyword for static inline
\r
75 - #define __NO_RETURN function that never returns
\r
76 - #define __USED function or variable that is not optimized away
\r
77 - #define __WEAK weak function or variable
\r
78 - #define __UNALIGNED_UINT32 pointer to unaligned uint32_t variable
\r
80 #if defined ( __CC_ARM ) /* ARM Compiler 4/5 */
\r
82 #define __INLINE __inline
\r
83 #define __STATIC_INLINE static __inline
\r
84 #define __NO_RETURN __declspec(noreturn)
\r
85 #define __USED __attribute__((used))
\r
86 #define __WEAK __attribute__((weak))
\r
87 #define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
\r
89 #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler 6 */
\r
91 #define __INLINE __inline
\r
92 #define __STATIC_INLINE static __inline
\r
93 #define __NO_RETURN __attribute__((noreturn))
\r
94 #define __USED __attribute__((used))
\r
95 #define __WEAK __attribute__((weak))
\r
96 #pragma clang diagnostic push
\r
97 #pragma clang diagnostic ignored "-Wpacked"
\r
98 struct __attribute__((packed)) T_UINT32 { uint32_t v; };
\r
99 #pragma clang diagnostic pop
\r
100 #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
\r
102 #elif defined ( __GNUC__ ) /* GNU Compiler */
\r
103 #define __ASM __asm
\r
104 #define __INLINE inline
\r
105 #define __STATIC_INLINE static inline
\r
106 #define __NO_RETURN __attribute__((noreturn))
\r
107 #define __USED __attribute__((used))
\r
108 #define __WEAK __attribute__((weak))
\r
109 struct __attribute__((packed)) T_UINT32 { uint32_t v; };
\r
110 #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
\r
112 #elif defined ( __ICCARM__ ) /* IAR Compiler */
\r
113 #define __ASM __asm
\r
114 #define __INLINE inline
\r
115 #define __STATIC_INLINE static inline
\r
116 #define __NO_RETURN __noreturn
\r
118 #define __WEAK __weak
\r
119 struct __packed T_UINT32 { uint32_t v; };
\r
120 #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
\r
122 #elif defined ( __TI_ARM__ ) /* TI ARM Compiler */
\r
123 #define __ASM __asm
\r
124 #define __INLINE inline
\r
125 #define __STATIC_INLINE static inline
\r
126 #define __NO_RETURN __attribute__((noreturn))
\r
127 #define __USED __attribute__((used))
\r
128 #define __WEAK __attribute__((weak))
\r
129 struct __attribute__((packed)) T_UINT32 { uint32_t v; };
\r
130 #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
\r
132 #elif defined ( __TASKING__ ) /* TASKING Compiler */
\r
133 #define __ASM __asm
\r
134 #define __INLINE inline
\r
135 #define __STATIC_INLINE static inline
\r
136 #define __NO_RETURN __attribute__((noreturn))
\r
137 #define __USED __attribute__((used))
\r
138 #define __WEAK __attribute__((weak))
\r
139 struct __packed__ T_UINT32 { uint32_t v; };
\r
140 #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
\r
142 #elif defined ( __CSMC__ ) /* COSMIC Compiler */
\r
145 #define __INLINE inline
\r
146 #define __STATIC_INLINE static inline
\r
147 #define __NO_RETURN
\r
150 #define __UNALIGNED_UINT32(x) (*x)
\r
153 #error Unknown compiler
\r
156 /** __FPU_USED indicates whether an FPU is used or not.
\r
157 This core does not support an FPU at all
\r
159 #define __FPU_USED 0U
\r
161 #if defined ( __CC_ARM )
\r
162 #if defined __TARGET_FPU_VFP
\r
163 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
166 #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
\r
167 #if defined __ARM_PCS_VFP
\r
168 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
171 #elif defined ( __GNUC__ )
\r
172 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
\r
173 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
176 #elif defined ( __ICCARM__ )
\r
177 #if defined __ARMVFP__
\r
178 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
181 #elif defined ( __TI_ARM__ )
\r
182 #if defined __TI_VFP_SUPPORT__
\r
183 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
186 #elif defined ( __TASKING__ )
\r
187 #if defined __FPU_VFP__
\r
188 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
191 #elif defined ( __CSMC__ )
\r
192 #if ( __CSMC__ & 0x400U)
\r
193 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
\r
198 #include "core_cminstr.h" /* Core Instruction Access */
\r
199 #include "core_cmfunc.h" /* Core Function Access */
\r
205 #endif /* __CORE_CM3_H_GENERIC */
\r
207 #ifndef __CMSIS_GENERIC
\r
209 #ifndef __CORE_CM3_H_DEPENDANT
\r
210 #define __CORE_CM3_H_DEPENDANT
\r
216 /* check device defines and use defaults */
\r
217 #if defined __CHECK_DEVICE_DEFINES
\r
219 #define __CM3_REV 0x0200U
\r
220 #warning "__CM3_REV not defined in device header file; using default!"
\r
223 #ifndef __MPU_PRESENT
\r
224 #define __MPU_PRESENT 0U
\r
225 #warning "__MPU_PRESENT not defined in device header file; using default!"
\r
228 #ifndef __NVIC_PRIO_BITS
\r
229 #define __NVIC_PRIO_BITS 3U
\r
230 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
\r
233 #ifndef __Vendor_SysTickConfig
\r
234 #define __Vendor_SysTickConfig 0U
\r
235 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
\r
239 /* IO definitions (access restrictions to peripheral registers) */
\r
241 \defgroup CMSIS_glob_defs CMSIS Global Defines
\r
243 <strong>IO Type Qualifiers</strong> are used
\r
244 \li to specify the access to peripheral variables.
\r
245 \li for automatic generation of peripheral register debug information.
\r
248 #define __I volatile /*!< Defines 'read only' permissions */
\r
250 #define __I volatile const /*!< Defines 'read only' permissions */
\r
252 #define __O volatile /*!< Defines 'write only' permissions */
\r
253 #define __IO volatile /*!< Defines 'read / write' permissions */
\r
255 /* following defines should be used for structure members */
\r
256 #define __IM volatile const /*! Defines 'read only' structure member permissions */
\r
257 #define __OM volatile /*! Defines 'write only' structure member permissions */
\r
258 #define __IOM volatile /*! Defines 'read / write' structure member permissions */
\r
260 /*@} end of group Cortex_M3 */
\r
264 /*******************************************************************************
\r
265 * Register Abstraction
\r
266 Core Register contain:
\r
268 - Core NVIC Register
\r
269 - Core SCB Register
\r
270 - Core SysTick Register
\r
271 - Core Debug Register
\r
272 - Core MPU Register
\r
273 ******************************************************************************/
\r
275 \defgroup CMSIS_core_register Defines and Type Definitions
\r
276 \brief Type definitions and defines for Cortex-M processor based devices.
\r
280 \ingroup CMSIS_core_register
\r
281 \defgroup CMSIS_CORE Status and Control Registers
\r
282 \brief Core Register type definitions.
\r
287 \brief Union type to access the Application Program Status Register (APSR).
\r
293 uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */
\r
294 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
\r
295 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
\r
296 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
\r
297 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
\r
298 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
\r
299 } b; /*!< Structure used for bit access */
\r
300 uint32_t w; /*!< Type used for word access */
\r
303 /* APSR Register Definitions */
\r
304 #define APSR_N_Pos 31U /*!< APSR: N Position */
\r
305 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
\r
307 #define APSR_Z_Pos 30U /*!< APSR: Z Position */
\r
308 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
\r
310 #define APSR_C_Pos 29U /*!< APSR: C Position */
\r
311 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
\r
313 #define APSR_V_Pos 28U /*!< APSR: V Position */
\r
314 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
\r
316 #define APSR_Q_Pos 27U /*!< APSR: Q Position */
\r
317 #define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */
\r
321 \brief Union type to access the Interrupt Program Status Register (IPSR).
\r
327 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
\r
328 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
\r
329 } b; /*!< Structure used for bit access */
\r
330 uint32_t w; /*!< Type used for word access */
\r
333 /* IPSR Register Definitions */
\r
334 #define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
\r
335 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
\r
339 \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
\r
345 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
\r
346 uint32_t _reserved0:1; /*!< bit: 9 Reserved */
\r
347 uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */
\r
348 uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */
\r
349 uint32_t T:1; /*!< bit: 24 Thumb bit */
\r
350 uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */
\r
351 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
\r
352 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
\r
353 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
\r
354 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
\r
355 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
\r
356 } b; /*!< Structure used for bit access */
\r
357 uint32_t w; /*!< Type used for word access */
\r
360 /* xPSR Register Definitions */
\r
361 #define xPSR_N_Pos 31U /*!< xPSR: N Position */
\r
362 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
\r
364 #define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
\r
365 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
\r
367 #define xPSR_C_Pos 29U /*!< xPSR: C Position */
\r
368 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
\r
370 #define xPSR_V_Pos 28U /*!< xPSR: V Position */
\r
371 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
\r
373 #define xPSR_Q_Pos 27U /*!< xPSR: Q Position */
\r
374 #define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */
\r
376 #define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */
\r
377 #define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */
\r
379 #define xPSR_T_Pos 24U /*!< xPSR: T Position */
\r
380 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
\r
382 #define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */
\r
383 #define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */
\r
385 #define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
\r
386 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
\r
390 \brief Union type to access the Control Registers (CONTROL).
\r
396 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
\r
397 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
\r
398 uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
\r
399 } b; /*!< Structure used for bit access */
\r
400 uint32_t w; /*!< Type used for word access */
\r
403 /* CONTROL Register Definitions */
\r
404 #define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
\r
405 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
\r
407 #define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */
\r
408 #define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */
\r
410 /*@} end of group CMSIS_CORE */
\r
414 \ingroup CMSIS_core_register
\r
415 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
\r
416 \brief Type definitions for the NVIC Registers
\r
421 \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
\r
425 __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
\r
426 uint32_t RESERVED0[24U];
\r
427 __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
\r
428 uint32_t RSERVED1[24U];
\r
429 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
\r
430 uint32_t RESERVED2[24U];
\r
431 __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
\r
432 uint32_t RESERVED3[24U];
\r
433 __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
\r
434 uint32_t RESERVED4[56U];
\r
435 __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
\r
436 uint32_t RESERVED5[644U];
\r
437 __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
\r
440 /* Software Triggered Interrupt Register Definitions */
\r
441 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */
\r
442 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
\r
444 /*@} end of group CMSIS_NVIC */
\r
448 \ingroup CMSIS_core_register
\r
449 \defgroup CMSIS_SCB System Control Block (SCB)
\r
450 \brief Type definitions for the System Control Block Registers
\r
455 \brief Structure type to access the System Control Block (SCB).
\r
459 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
\r
460 __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
\r
461 __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
\r
462 __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
\r
463 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
\r
464 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
\r
465 __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */
\r
466 __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
\r
467 __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */
\r
468 __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */
\r
469 __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */
\r
470 __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */
\r
471 __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */
\r
472 __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */
\r
473 __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */
\r
474 __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */
\r
475 __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */
\r
476 __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */
\r
477 __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */
\r
478 uint32_t RESERVED0[5U];
\r
479 __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */
\r
482 /* SCB CPUID Register Definitions */
\r
483 #define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
\r
484 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
\r
486 #define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
\r
487 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
\r
489 #define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
\r
490 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
\r
492 #define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
\r
493 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
\r
495 #define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
\r
496 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
\r
498 /* SCB Interrupt Control State Register Definitions */
\r
499 #define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
\r
500 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
\r
502 #define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
\r
503 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
\r
505 #define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
\r
506 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
\r
508 #define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
\r
509 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
\r
511 #define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
\r
512 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
\r
514 #define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
\r
515 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
\r
517 #define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
\r
518 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
\r
520 #define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
\r
521 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
\r
523 #define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */
\r
524 #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */
\r
526 #define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
\r
527 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
\r
529 /* SCB Vector Table Offset Register Definitions */
\r
530 #if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */
\r
531 #define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */
\r
532 #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */
\r
534 #define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */
\r
535 #define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
\r
537 #define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */
\r
538 #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
\r
541 /* SCB Application Interrupt and Reset Control Register Definitions */
\r
542 #define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
\r
543 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
\r
545 #define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
\r
546 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
\r
548 #define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
\r
549 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
\r
551 #define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */
\r
552 #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */
\r
554 #define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
\r
555 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
\r
557 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
\r
558 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
\r
560 #define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */
\r
561 #define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */
\r
563 /* SCB System Control Register Definitions */
\r
564 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
\r
565 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
\r
567 #define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
\r
568 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
\r
570 #define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
\r
571 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
\r
573 /* SCB Configuration Control Register Definitions */
\r
574 #define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
\r
575 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
\r
577 #define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */
\r
578 #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */
\r
580 #define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */
\r
581 #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */
\r
583 #define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
\r
584 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
\r
586 #define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */
\r
587 #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */
\r
589 #define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */
\r
590 #define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */
\r
592 /* SCB System Handler Control and State Register Definitions */
\r
593 #define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */
\r
594 #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */
\r
596 #define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */
\r
597 #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */
\r
599 #define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */
\r
600 #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */
\r
602 #define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
\r
603 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
\r
605 #define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */
\r
606 #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */
\r
608 #define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */
\r
609 #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */
\r
611 #define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */
\r
612 #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */
\r
614 #define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */
\r
615 #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */
\r
617 #define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */
\r
618 #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */
\r
620 #define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */
\r
621 #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */
\r
623 #define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */
\r
624 #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */
\r
626 #define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */
\r
627 #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */
\r
629 #define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */
\r
630 #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */
\r
632 #define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */
\r
633 #define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */
\r
635 /* SCB Configurable Fault Status Register Definitions */
\r
636 #define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */
\r
637 #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */
\r
639 #define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */
\r
640 #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */
\r
642 #define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */
\r
643 #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
\r
645 /* SCB Hard Fault Status Register Definitions */
\r
646 #define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */
\r
647 #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */
\r
649 #define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */
\r
650 #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */
\r
652 #define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */
\r
653 #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */
\r
655 /* SCB Debug Fault Status Register Definitions */
\r
656 #define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */
\r
657 #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */
\r
659 #define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */
\r
660 #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */
\r
662 #define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */
\r
663 #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */
\r
665 #define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */
\r
666 #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */
\r
668 #define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */
\r
669 #define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */
\r
671 /*@} end of group CMSIS_SCB */
\r
675 \ingroup CMSIS_core_register
\r
676 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
\r
677 \brief Type definitions for the System Control and ID Register not in the SCB
\r
682 \brief Structure type to access the System Control and ID Register not in the SCB.
\r
686 uint32_t RESERVED0[1U];
\r
687 __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */
\r
688 #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
\r
689 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
\r
691 uint32_t RESERVED1[1U];
\r
695 /* Interrupt Controller Type Register Definitions */
\r
696 #define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */
\r
697 #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */
\r
699 /* Auxiliary Control Register Definitions */
\r
701 #define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */
\r
702 #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */
\r
704 #define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */
\r
705 #define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */
\r
707 #define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */
\r
708 #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */
\r
710 /*@} end of group CMSIS_SCnotSCB */
\r
714 \ingroup CMSIS_core_register
\r
715 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
\r
716 \brief Type definitions for the System Timer Registers.
\r
721 \brief Structure type to access the System Timer (SysTick).
\r
725 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
\r
726 __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
\r
727 __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
\r
728 __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
\r
731 /* SysTick Control / Status Register Definitions */
\r
732 #define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
\r
733 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
\r
735 #define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
\r
736 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
\r
738 #define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
\r
739 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
\r
741 #define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
\r
742 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
\r
744 /* SysTick Reload Register Definitions */
\r
745 #define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
\r
746 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
\r
748 /* SysTick Current Register Definitions */
\r
749 #define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
\r
750 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
\r
752 /* SysTick Calibration Register Definitions */
\r
753 #define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
\r
754 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
\r
756 #define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
\r
757 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
\r
759 #define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
\r
760 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
\r
762 /*@} end of group CMSIS_SysTick */
\r
766 \ingroup CMSIS_core_register
\r
767 \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
\r
768 \brief Type definitions for the Instrumentation Trace Macrocell (ITM)
\r
773 \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
\r
779 __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */
\r
780 __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */
\r
781 __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */
\r
782 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */
\r
783 uint32_t RESERVED0[864U];
\r
784 __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */
\r
785 uint32_t RESERVED1[15U];
\r
786 __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */
\r
787 uint32_t RESERVED2[15U];
\r
788 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */
\r
789 uint32_t RESERVED3[29U];
\r
790 __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */
\r
791 __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */
\r
792 __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */
\r
793 uint32_t RESERVED4[43U];
\r
794 __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */
\r
795 __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */
\r
796 uint32_t RESERVED5[6U];
\r
797 __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */
\r
798 __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */
\r
799 __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */
\r
800 __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */
\r
801 __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */
\r
802 __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */
\r
803 __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */
\r
804 __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */
\r
805 __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */
\r
806 __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */
\r
807 __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */
\r
808 __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */
\r
811 /* ITM Trace Privilege Register Definitions */
\r
812 #define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */
\r
813 #define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */
\r
815 /* ITM Trace Control Register Definitions */
\r
816 #define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */
\r
817 #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */
\r
819 #define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */
\r
820 #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */
\r
822 #define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */
\r
823 #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */
\r
825 #define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */
\r
826 #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */
\r
828 #define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */
\r
829 #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */
\r
831 #define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */
\r
832 #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */
\r
834 #define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */
\r
835 #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */
\r
837 #define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */
\r
838 #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */
\r
840 #define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */
\r
841 #define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */
\r
843 /* ITM Integration Write Register Definitions */
\r
844 #define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */
\r
845 #define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */
\r
847 /* ITM Integration Read Register Definitions */
\r
848 #define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */
\r
849 #define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */
\r
851 /* ITM Integration Mode Control Register Definitions */
\r
852 #define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */
\r
853 #define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */
\r
855 /* ITM Lock Status Register Definitions */
\r
856 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */
\r
857 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */
\r
859 #define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */
\r
860 #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */
\r
862 #define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */
\r
863 #define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */
\r
865 /*@}*/ /* end of group CMSIS_ITM */
\r
869 \ingroup CMSIS_core_register
\r
870 \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
\r
871 \brief Type definitions for the Data Watchpoint and Trace (DWT)
\r
876 \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
\r
880 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */
\r
881 __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */
\r
882 __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */
\r
883 __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */
\r
884 __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */
\r
885 __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */
\r
886 __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */
\r
887 __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */
\r
888 __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */
\r
889 __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */
\r
890 __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */
\r
891 uint32_t RESERVED0[1U];
\r
892 __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */
\r
893 __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */
\r
894 __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */
\r
895 uint32_t RESERVED1[1U];
\r
896 __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */
\r
897 __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */
\r
898 __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */
\r
899 uint32_t RESERVED2[1U];
\r
900 __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */
\r
901 __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */
\r
902 __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */
\r
905 /* DWT Control Register Definitions */
\r
906 #define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */
\r
907 #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */
\r
909 #define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */
\r
910 #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */
\r
912 #define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */
\r
913 #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */
\r
915 #define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */
\r
916 #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */
\r
918 #define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */
\r
919 #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */
\r
921 #define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */
\r
922 #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */
\r
924 #define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */
\r
925 #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */
\r
927 #define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */
\r
928 #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */
\r
930 #define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */
\r
931 #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */
\r
933 #define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */
\r
934 #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */
\r
936 #define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */
\r
937 #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */
\r
939 #define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */
\r
940 #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */
\r
942 #define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */
\r
943 #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
\r
945 #define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */
\r
946 #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */
\r
948 #define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */
\r
949 #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */
\r
951 #define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */
\r
952 #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */
\r
954 #define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */
\r
955 #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */
\r
957 #define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */
\r
958 #define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */
\r
960 /* DWT CPI Count Register Definitions */
\r
961 #define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */
\r
962 #define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */
\r
964 /* DWT Exception Overhead Count Register Definitions */
\r
965 #define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */
\r
966 #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */
\r
968 /* DWT Sleep Count Register Definitions */
\r
969 #define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */
\r
970 #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
\r
972 /* DWT LSU Count Register Definitions */
\r
973 #define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */
\r
974 #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */
\r
976 /* DWT Folded-instruction Count Register Definitions */
\r
977 #define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */
\r
978 #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */
\r
980 /* DWT Comparator Mask Register Definitions */
\r
981 #define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */
\r
982 #define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */
\r
984 /* DWT Comparator Function Register Definitions */
\r
985 #define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */
\r
986 #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */
\r
988 #define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */
\r
989 #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */
\r
991 #define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */
\r
992 #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */
\r
994 #define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */
\r
995 #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */
\r
997 #define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */
\r
998 #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */
\r
1000 #define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */
\r
1001 #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
\r
1003 #define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */
\r
1004 #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */
\r
1006 #define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */
\r
1007 #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
\r
1009 #define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */
\r
1010 #define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */
\r
1012 /*@}*/ /* end of group CMSIS_DWT */
\r
1016 \ingroup CMSIS_core_register
\r
1017 \defgroup CMSIS_TPI Trace Port Interface (TPI)
\r
1018 \brief Type definitions for the Trace Port Interface (TPI)
\r
1023 \brief Structure type to access the Trace Port Interface Register (TPI).
\r
1027 __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */
\r
1028 __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */
\r
1029 uint32_t RESERVED0[2U];
\r
1030 __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
\r
1031 uint32_t RESERVED1[55U];
\r
1032 __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
\r
1033 uint32_t RESERVED2[131U];
\r
1034 __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */
\r
1035 __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */
\r
1036 __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */
\r
1037 uint32_t RESERVED3[759U];
\r
1038 __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */
\r
1039 __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */
\r
1040 __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */
\r
1041 uint32_t RESERVED4[1U];
\r
1042 __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */
\r
1043 __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */
\r
1044 __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */
\r
1045 uint32_t RESERVED5[39U];
\r
1046 __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */
\r
1047 __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */
\r
1048 uint32_t RESERVED7[8U];
\r
1049 __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */
\r
1050 __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */
\r
1053 /* TPI Asynchronous Clock Prescaler Register Definitions */
\r
1054 #define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */
\r
1055 #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */
\r
1057 /* TPI Selected Pin Protocol Register Definitions */
\r
1058 #define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */
\r
1059 #define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */
\r
1061 /* TPI Formatter and Flush Status Register Definitions */
\r
1062 #define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */
\r
1063 #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */
\r
1065 #define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */
\r
1066 #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */
\r
1068 #define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */
\r
1069 #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */
\r
1071 #define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */
\r
1072 #define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */
\r
1074 /* TPI Formatter and Flush Control Register Definitions */
\r
1075 #define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */
\r
1076 #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */
\r
1078 #define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */
\r
1079 #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */
\r
1081 /* TPI TRIGGER Register Definitions */
\r
1082 #define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */
\r
1083 #define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */
\r
1085 /* TPI Integration ETM Data Register Definitions (FIFO0) */
\r
1086 #define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */
\r
1087 #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */
\r
1089 #define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */
\r
1090 #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */
\r
1092 #define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */
\r
1093 #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */
\r
1095 #define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */
\r
1096 #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */
\r
1098 #define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */
\r
1099 #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */
\r
1101 #define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */
\r
1102 #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */
\r
1104 #define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */
\r
1105 #define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */
\r
1107 /* TPI ITATBCTR2 Register Definitions */
\r
1108 #define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */
\r
1109 #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */
\r
1111 /* TPI Integration ITM Data Register Definitions (FIFO1) */
\r
1112 #define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */
\r
1113 #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */
\r
1115 #define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */
\r
1116 #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */
\r
1118 #define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */
\r
1119 #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */
\r
1121 #define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */
\r
1122 #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */
\r
1124 #define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */
\r
1125 #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */
\r
1127 #define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */
\r
1128 #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */
\r
1130 #define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */
\r
1131 #define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */
\r
1133 /* TPI ITATBCTR0 Register Definitions */
\r
1134 #define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */
\r
1135 #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */
\r
1137 /* TPI Integration Mode Control Register Definitions */
\r
1138 #define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */
\r
1139 #define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */
\r
1141 /* TPI DEVID Register Definitions */
\r
1142 #define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */
\r
1143 #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */
\r
1145 #define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */
\r
1146 #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */
\r
1148 #define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */
\r
1149 #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */
\r
1151 #define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */
\r
1152 #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */
\r
1154 #define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */
\r
1155 #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */
\r
1157 #define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */
\r
1158 #define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */
\r
1160 /* TPI DEVTYPE Register Definitions */
\r
1161 #define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */
\r
1162 #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */
\r
1164 #define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */
\r
1165 #define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */
\r
1167 /*@}*/ /* end of group CMSIS_TPI */
\r
1170 #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
\r
1172 \ingroup CMSIS_core_register
\r
1173 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
\r
1174 \brief Type definitions for the Memory Protection Unit (MPU)
\r
1179 \brief Structure type to access the Memory Protection Unit (MPU).
\r
1183 __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
\r
1184 __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
\r
1185 __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
\r
1186 __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
\r
1187 __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
\r
1188 __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */
\r
1189 __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */
\r
1190 __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */
\r
1191 __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */
\r
1192 __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */
\r
1193 __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */
\r
1196 /* MPU Type Register Definitions */
\r
1197 #define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */
\r
1198 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
\r
1200 #define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */
\r
1201 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
\r
1203 #define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */
\r
1204 #define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
\r
1206 /* MPU Control Register Definitions */
\r
1207 #define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */
\r
1208 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
\r
1210 #define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */
\r
1211 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
\r
1213 #define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */
\r
1214 #define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */
\r
1216 /* MPU Region Number Register Definitions */
\r
1217 #define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */
\r
1218 #define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */
\r
1220 /* MPU Region Base Address Register Definitions */
\r
1221 #define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */
\r
1222 #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
\r
1224 #define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */
\r
1225 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
\r
1227 #define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */
\r
1228 #define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */
\r
1230 /* MPU Region Attribute and Size Register Definitions */
\r
1231 #define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */
\r
1232 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
\r
1234 #define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */
\r
1235 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
\r
1237 #define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */
\r
1238 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
\r
1240 #define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */
\r
1241 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
\r
1243 #define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */
\r
1244 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
\r
1246 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */
\r
1247 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
\r
1249 #define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */
\r
1250 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
\r
1252 #define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */
\r
1253 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
\r
1255 #define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */
\r
1256 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
\r
1258 #define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */
\r
1259 #define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */
\r
1261 /*@} end of group CMSIS_MPU */
\r
1266 \ingroup CMSIS_core_register
\r
1267 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
\r
1268 \brief Type definitions for the Core Debug Registers
\r
1273 \brief Structure type to access the Core Debug Register (CoreDebug).
\r
1277 __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */
\r
1278 __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */
\r
1279 __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */
\r
1280 __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */
\r
1283 /* Debug Halting Control and Status Register Definitions */
\r
1284 #define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */
\r
1285 #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
\r
1287 #define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */
\r
1288 #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */
\r
1290 #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
\r
1291 #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
\r
1293 #define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */
\r
1294 #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */
\r
1296 #define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */
\r
1297 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */
\r
1299 #define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */
\r
1300 #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */
\r
1302 #define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */
\r
1303 #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */
\r
1305 #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
\r
1306 #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
\r
1308 #define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */
\r
1309 #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */
\r
1311 #define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */
\r
1312 #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */
\r
1314 #define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */
\r
1315 #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */
\r
1317 #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */
\r
1318 #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
\r
1320 /* Debug Core Register Selector Register Definitions */
\r
1321 #define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */
\r
1322 #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */
\r
1324 #define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */
\r
1325 #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */
\r
1327 /* Debug Exception and Monitor Control Register Definitions */
\r
1328 #define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */
\r
1329 #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */
\r
1331 #define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */
\r
1332 #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */
\r
1334 #define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */
\r
1335 #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */
\r
1337 #define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */
\r
1338 #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */
\r
1340 #define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */
\r
1341 #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */
\r
1343 #define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */
\r
1344 #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */
\r
1346 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */
\r
1347 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */
\r
1349 #define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */
\r
1350 #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */
\r
1352 #define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */
\r
1353 #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */
\r
1355 #define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */
\r
1356 #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */
\r
1358 #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */
\r
1359 #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
\r
1361 #define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */
\r
1362 #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */
\r
1364 #define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */
\r
1365 #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
\r
1367 /*@} end of group CMSIS_CoreDebug */
\r
1371 \ingroup CMSIS_core_register
\r
1372 \defgroup CMSIS_core_bitfield Core register bit field macros
\r
1373 \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
\r
1378 \brief Mask and shift a bit field value for use in a register bit range.
\r
1379 \param[in] field Name of the register bit field.
\r
1380 \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
\r
1381 \return Masked and shifted value.
\r
1383 #define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
\r
1386 \brief Mask and shift a register value to extract a bit filed value.
\r
1387 \param[in] field Name of the register bit field.
\r
1388 \param[in] value Value of register. This parameter is interpreted as an uint32_t type.
\r
1389 \return Masked and shifted bit field value.
\r
1391 #define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
\r
1393 /*@} end of group CMSIS_core_bitfield */
\r
1397 \ingroup CMSIS_core_register
\r
1398 \defgroup CMSIS_core_base Core Definitions
\r
1399 \brief Definitions for base addresses, unions, and structures.
\r
1403 /* Memory mapping of Cortex-M3 Hardware */
\r
1404 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
\r
1405 #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */
\r
1406 #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */
\r
1407 #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */
\r
1408 #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */
\r
1409 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
\r
1410 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
\r
1411 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
\r
1413 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
\r
1414 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
\r
1415 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
\r
1416 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
\r
1417 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */
\r
1418 #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */
\r
1419 #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */
\r
1420 #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */
\r
1422 #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
\r
1423 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
\r
1424 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
\r
1431 /*******************************************************************************
\r
1432 * Hardware Abstraction Layer
\r
1433 Core Function Interface contains:
\r
1434 - Core NVIC Functions
\r
1435 - Core SysTick Functions
\r
1436 - Core Debug Functions
\r
1437 - Core Register Access Functions
\r
1438 ******************************************************************************/
\r
1440 \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
\r
1445 /* ########################## NVIC functions #################################### */
\r
1447 \ingroup CMSIS_Core_FunctionInterface
\r
1448 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
\r
1449 \brief Functions that manage interrupts and exceptions via the NVIC.
\r
1454 \brief Set Priority Grouping
\r
1455 \details Sets the priority grouping field using the required unlock sequence.
\r
1456 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
\r
1457 Only values from 0..7 are used.
\r
1458 In case of a conflict between priority grouping and available
\r
1459 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
\r
1460 \param [in] PriorityGroup Priority grouping field.
\r
1462 __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
\r
1464 uint32_t reg_value;
\r
1465 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
\r
1467 reg_value = SCB->AIRCR; /* read old register configuration */
\r
1468 reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
\r
1469 reg_value = (reg_value |
\r
1470 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
\r
1471 (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
\r
1472 SCB->AIRCR = reg_value;
\r
1477 \brief Get Priority Grouping
\r
1478 \details Reads the priority grouping field from the NVIC Interrupt Controller.
\r
1479 \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
\r
1481 __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
\r
1483 return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
\r
1488 \brief Enable External Interrupt
\r
1489 \details Enables a device-specific interrupt in the NVIC interrupt controller.
\r
1490 \param [in] IRQn External interrupt number. Value cannot be negative.
\r
1492 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
\r
1494 NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
\r
1499 \brief Disable External Interrupt
\r
1500 \details Disables a device-specific interrupt in the NVIC interrupt controller.
\r
1501 \param [in] IRQn External interrupt number. Value cannot be negative.
\r
1503 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
\r
1505 NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
\r
1510 \brief Get Pending Interrupt
\r
1511 \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
\r
1512 \param [in] IRQn Interrupt number.
\r
1513 \return 0 Interrupt status is not pending.
\r
1514 \return 1 Interrupt status is pending.
\r
1516 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
\r
1518 return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
\r
1523 \brief Set Pending Interrupt
\r
1524 \details Sets the pending bit of an external interrupt.
\r
1525 \param [in] IRQn Interrupt number. Value cannot be negative.
\r
1527 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
\r
1529 NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
\r
1534 \brief Clear Pending Interrupt
\r
1535 \details Clears the pending bit of an external interrupt.
\r
1536 \param [in] IRQn External interrupt number. Value cannot be negative.
\r
1538 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
\r
1540 NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
\r
1545 \brief Get Active Interrupt
\r
1546 \details Reads the active register in NVIC and returns the active bit.
\r
1547 \param [in] IRQn Interrupt number.
\r
1548 \return 0 Interrupt status is not active.
\r
1549 \return 1 Interrupt status is active.
\r
1551 __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
\r
1553 return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
\r
1558 \brief Set Interrupt Priority
\r
1559 \details Sets the priority of an interrupt.
\r
1560 \note The priority cannot be set for every core interrupt.
\r
1561 \param [in] IRQn Interrupt number.
\r
1562 \param [in] priority Priority to set.
\r
1564 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
\r
1566 if ((int32_t)(IRQn) < 0)
\r
1568 SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
\r
1572 NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
\r
1578 \brief Get Interrupt Priority
\r
1579 \details Reads the priority of an interrupt.
\r
1580 The interrupt number can be positive to specify an external (device specific) interrupt,
\r
1581 or negative to specify an internal (core) interrupt.
\r
1582 \param [in] IRQn Interrupt number.
\r
1583 \return Interrupt Priority.
\r
1584 Value is aligned automatically to the implemented priority bits of the microcontroller.
\r
1586 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
\r
1589 if ((int32_t)(IRQn) < 0)
\r
1591 return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
\r
1595 return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS)));
\r
1601 \brief Encode Priority
\r
1602 \details Encodes the priority for an interrupt with the given priority group,
\r
1603 preemptive priority value, and subpriority value.
\r
1604 In case of a conflict between priority grouping and available
\r
1605 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
\r
1606 \param [in] PriorityGroup Used priority group.
\r
1607 \param [in] PreemptPriority Preemptive priority value (starting from 0).
\r
1608 \param [in] SubPriority Subpriority value (starting from 0).
\r
1609 \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
\r
1611 __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
\r
1613 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
\r
1614 uint32_t PreemptPriorityBits;
\r
1615 uint32_t SubPriorityBits;
\r
1617 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
\r
1618 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
\r
1621 ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
\r
1622 ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
\r
1628 \brief Decode Priority
\r
1629 \details Decodes an interrupt priority value with a given priority group to
\r
1630 preemptive priority value and subpriority value.
\r
1631 In case of a conflict between priority grouping and available
\r
1632 priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
\r
1633 \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
\r
1634 \param [in] PriorityGroup Used priority group.
\r
1635 \param [out] pPreemptPriority Preemptive priority value (starting from 0).
\r
1636 \param [out] pSubPriority Subpriority value (starting from 0).
\r
1638 __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
\r
1640 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
\r
1641 uint32_t PreemptPriorityBits;
\r
1642 uint32_t SubPriorityBits;
\r
1644 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
\r
1645 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
\r
1647 *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
\r
1648 *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
\r
1653 \brief System Reset
\r
1654 \details Initiates a system reset request to reset the MCU.
\r
1656 __STATIC_INLINE void NVIC_SystemReset(void)
\r
1658 __DSB(); /* Ensure all outstanding memory accesses included
\r
1659 buffered write are completed before reset */
\r
1660 SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
\r
1661 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
\r
1662 SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */
\r
1663 __DSB(); /* Ensure completion of memory access */
\r
1665 for(;;) /* wait until reset */
\r
1671 /*@} end of CMSIS_Core_NVICFunctions */
\r
1674 /* ########################## FPU functions #################################### */
\r
1676 \ingroup CMSIS_Core_FunctionInterface
\r
1677 \defgroup CMSIS_Core_FpuFunctions FPU Functions
\r
1678 \brief Function that provides FPU type.
\r
1683 \brief get FPU type
\r
1684 \details returns the FPU type
\r
1687 - \b 1: Single precision FPU
\r
1688 - \b 2: Double + Single precision FPU
\r
1690 __STATIC_INLINE uint32_t SCB_GetFPUType(void)
\r
1692 return 0U; /* No FPU */
\r
1696 /*@} end of CMSIS_Core_FpuFunctions */
\r
1700 /* ################################## SysTick function ############################################ */
\r
1702 \ingroup CMSIS_Core_FunctionInterface
\r
1703 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
\r
1704 \brief Functions that configure the System.
\r
1708 #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
\r
1711 \brief System Tick Configuration
\r
1712 \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
\r
1713 Counter is in free running mode to generate periodic interrupts.
\r
1714 \param [in] ticks Number of ticks between two interrupts.
\r
1715 \return 0 Function succeeded.
\r
1716 \return 1 Function failed.
\r
1717 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
\r
1718 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
\r
1719 must contain a vendor-specific implementation of this function.
\r
1721 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
\r
1723 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
\r
1725 return (1UL); /* Reload value impossible */
\r
1728 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
\r
1729 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
\r
1730 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
\r
1731 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
\r
1732 SysTick_CTRL_TICKINT_Msk |
\r
1733 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
\r
1734 return (0UL); /* Function successful */
\r
1739 /*@} end of CMSIS_Core_SysTickFunctions */
\r
1743 /* ##################################### Debug In/Output function ########################################### */
\r
1745 \ingroup CMSIS_Core_FunctionInterface
\r
1746 \defgroup CMSIS_core_DebugFunctions ITM Functions
\r
1747 \brief Functions that access the ITM debug interface.
\r
1751 extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */
\r
1752 #define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
\r
1756 \brief ITM Send Character
\r
1757 \details Transmits a character via the ITM channel 0, and
\r
1758 \li Just returns when no debugger is connected that has booked the output.
\r
1759 \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
\r
1760 \param [in] ch Character to transmit.
\r
1761 \returns Character to transmit.
\r
1763 __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
\r
1765 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */
\r
1766 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */
\r
1768 while (ITM->PORT[0U].u32 == 0UL)
\r
1772 ITM->PORT[0U].u8 = (uint8_t)ch;
\r
1779 \brief ITM Receive Character
\r
1780 \details Inputs a character via the external variable \ref ITM_RxBuffer.
\r
1781 \return Received character.
\r
1782 \return -1 No character pending.
\r
1784 __STATIC_INLINE int32_t ITM_ReceiveChar (void)
\r
1786 int32_t ch = -1; /* no character available */
\r
1788 if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
\r
1790 ch = ITM_RxBuffer;
\r
1791 ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
\r
1799 \brief ITM Check Character
\r
1800 \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
\r
1801 \return 0 No character available.
\r
1802 \return 1 Character available.
\r
1804 __STATIC_INLINE int32_t ITM_CheckChar (void)
\r
1807 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
\r
1809 return (0); /* no character available */
\r
1813 return (1); /* character available */
\r
1817 /*@} end of CMSIS_core_DebugFunctions */
\r
1822 #ifdef __cplusplus
\r
1826 #endif /* __CORE_CM3_H_DEPENDANT */
\r
1828 #endif /* __CMSIS_GENERIC */
\r
begriffs.com / projects / cmsis / blob