begriffs open source - cmsis/blob - main/Core_A/group__irq__ctrl__gr.html

   1 <!-- HTML header for doxygen 1.9.6-->
   2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
   3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
   4 <head>
   5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
   6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
   7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
   8 <title>CMSIS-Core (Cortex-A): Interrupts and Exceptions</title>
   9 <link href="doxygen.css" rel="stylesheet" type="text/css" />
  10 <script type="text/javascript" src="jquery.js"></script>
  11 <script type="text/javascript" src="dynsections.js"></script>
  12 <script type="text/javascript" src="tabs.js"></script>
  13 <script type="text/javascript" src="footer.js"></script>
  14 <script type="text/javascript" src="navtree.js"></script>
  15 <link href="navtree.css" rel="stylesheet" type="text/css"/>
  16 <script type="text/javascript" src="resize.js"></script>
  17 <script type="text/javascript" src="navtreedata.js"></script>
  18 <script type="text/javascript" src="navtree.js"></script>
  19 <link href="search/search.css" rel="stylesheet" type="text/css"/>
  20 <script type="text/javascript" src="search/searchdata.js"></script>
  21 <script type="text/javascript" src="search/search.js"></script>
  22 <script type="text/javascript">
  23 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  24   $(document).ready(function() { init_search(); });
  25 /* @license-end */
  26 </script>
  27 <script type="text/javascript" src="darkmode_toggle.js"></script>
  28 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
  29 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
  30 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
  31 <link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
  32 <link href="version.css" rel="stylesheet" type="text/css"/>
  33 <script type="text/javascript" src="../../version.js"></script>
  34 </head>
  35 <body>
  36 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
  37 <div id="titlearea">
  38 <table cellspacing="0" cellpadding="0">
  39  <tbody>
  40  <tr style="height: 55px;">
  41   <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
  42   <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
  43    <div id="projectname">CMSIS-Core (Cortex-A)
  44    &#160;<span id="projectnumber"><script type="text/javascript">
  45      <!--
  46      writeHeader.call(this);
  47      writeVersionDropdown.call(this, "CMSIS-Core (Cortex-A)");
  48      //-->
  49     </script>
  50    </span>
  51    </div>
  52    <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
  53   </td>
  54    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
  55         <span class="left">
  56           <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
  57           <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
  58                onfocus="searchBox.OnSearchFieldFocus(true)"
  59                onblur="searchBox.OnSearchFieldFocus(false)"
  60                onkeyup="searchBox.OnSearchFieldChange(event)"/>
  61           </span><span class="right">
  62             <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
  63           </span>
  64         </div>
  65 </td>
  66   <!--END !PROJECT_NAME-->
  67  </tr>
  68  </tbody>
  69 </table>
  70 </div>
  71 <!-- end header part -->
  72 <div id="CMSISnav" class="tabs1">
  73   <ul class="tablist">
  74     <script type="text/javascript">
  75       writeComponentTabs.call(this);
  76     </script>
  77   </ul>
  78 </div>
  79 <script type="text/javascript">
  80   writeSubComponentTabs.call(this);
  81 </script>
  82 <!-- Generated by Doxygen 1.9.6 -->
  83 <script type="text/javascript">
  84 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  85 var searchBox = new SearchBox("searchBox", "search/",'.html');
  86 /* @license-end */
  87 </script>
  88 </div><!-- top -->
  89 <div id="side-nav" class="ui-resizable side-nav-resizable">
  90   <div id="nav-tree">
  91     <div id="nav-tree-contents">
  92       <div id="nav-sync" class="sync"></div>
  93     </div>
  94   </div>
  95   <div id="splitbar" style="-moz-user-select:none;"
  96        class="ui-resizable-handle">
  97   </div>
  98 </div>
  99 <script type="text/javascript">
 100 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
 101 $(document).ready(function(){initNavTree('group__irq__ctrl__gr.html',''); initResizable(); });
 102 /* @license-end */
 103 </script>
 104 <div id="doc-content">
 105 <!-- window showing the filter options -->
 106 <div id="MSearchSelectWindow"
 107      onmouseover="return searchBox.OnSearchSelectShow()"
 108      onmouseout="return searchBox.OnSearchSelectHide()"
 109      onkeydown="return searchBox.OnSearchSelectKey(event)">
 110 </div>
 111
 112 <!-- iframe showing the search results (closed by default) -->
 113 <div id="MSearchResultsWindow">
 114 <div id="MSearchResults">
 115 <div class="SRPage">
 116 <div id="SRIndex">
 117 <div id="SRResults"></div>
 118 <div class="SRStatus" id="Loading">Loading...</div>
 119 <div class="SRStatus" id="Searching">Searching...</div>
 120 <div class="SRStatus" id="NoMatches">No Matches</div>
 121 </div>
 122 </div>
 123 </div>
 124 </div>
 125
 126 <div class="header">
 127   <div class="summary">
 128 <a href="#groups">Content</a> &#124;
 129 <a href="#enum-members">Enumerations</a> &#124;
 130 <a href="#func-members">Functions</a>  </div>
 131   <div class="headertitle"><div class="title">Interrupts and Exceptions</div></div>
 132 </div><!--header-->
 133 <div class="contents">
 134
 135 <p>Generic functions to access the Interrupt Controller.
 136 <a href="#details">More...</a></p>
 137 <table class="memberdecls">
 138 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
 139 Content</h2></td></tr>
 140 <tr class="memitem:group__irq__mode__defs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__mode__defs.html">IRQ Mode Bit-Masks</a></td></tr>
 141 <tr class="memdesc:group__irq__mode__defs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure interrupt line mode. <br /></td></tr>
 142 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 143 <tr class="memitem:group__irq__priority__defs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__priority__defs.html">IRQ Priority Bit-Masks</a></td></tr>
 144 <tr class="memdesc:group__irq__priority__defs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions used by interrupt priority functions. <br /></td></tr>
 145 <tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
 146 </table><table class="memberdecls">
 147 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
 148 Enumerations</h2></td></tr>
 149 <tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
 150 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a> = 0
 151 , <br />
 152 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab335b8b84021cd5714807d6cd2404c3b">SGI1_IRQn</a> = 1
 153 , <br />
 154 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2a1cc64c0a2dc0e7f339fbf21c9a2b07">SGI2_IRQn</a> = 2
 155 , <br />
 156 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a310ac1f78af36e0e3b9f6b4f15bd9b68">SGI3_IRQn</a> = 3
 157 , <br />
 158 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac5c03a99c620ff116bafa4cf03dd9a07">SGI4_IRQn</a> = 4
 159 , <br />
 160 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb8d49885011a278ed3c671904da7e6e">SGI5_IRQn</a> = 5
 161 , <br />
 162 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f9b1989d051c60ad69147e644853a44">SGI6_IRQn</a> = 6
 163 , <br />
 164 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1bcd760176e11cdece4386818022631">SGI7_IRQn</a> = 7
 165 , <br />
 166 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8aabbb7ca9433c474bfeade468e8c66455">SGI8_IRQn</a> = 8
 167 , <br />
 168 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa5f21d9fd3df5817a0f871b72bde681">SGI9_IRQn</a> = 9
 169 , <br />
 170 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12993bed484c7a70e6281b102d0e27e9">SGI10_IRQn</a> = 10
 171 , <br />
 172 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7826ded51cd379774bb076819ff93cdb">SGI11_IRQn</a> = 11
 173 , <br />
 174 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3425bbf0a6da4d0398e63b48a1345d37">SGI12_IRQn</a> = 12
 175 , <br />
 176 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace710506c7be1b3b7f9d4a1db2f75391">SGI13_IRQn</a> = 13
 177 , <br />
 178 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae57c57a817378102db7bc66351c912f1">SGI14_IRQn</a> = 14
 179 , <br />
 180 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac6958eebc9d41a42c739de555cad2321">SGI15_IRQn</a> = 15
 181 , <br />
 182 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1d0271c3b3a369c16a9c05ab4ea72ca5">VirtualMaintenanceInterrupt_IRQn</a> = 25
 183 , <br />
 184 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8acc86d3c23264d2038fd8de56b65059f6">HypervisorTimer_IRQn</a> = 26
 185 , <br />
 186 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2dde3bb4fc49f71c15bba2c4f0cda2cd">VirtualTimer_IRQn</a> = 27
 187 , <br />
 188 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac286832ada11ea1575a98149404d8aa7">Legacy_nFIQ_IRQn</a> = 28
 189 , <br />
 190 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82e7e80a1d7d70bbe65b380bcda3f309">SecurePhyTimer_IRQn</a> = 29
 191 , <br />
 192 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff0bcb9be41e2ba389f9bf1d5f403145">NonSecurePhyTimer_IRQn</a> = 30
 193 , <br />
 194 &#160;&#160;<a class="el" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1718b510599bbe8ebe34aee5c5aa3214">Legacy_nIRQ_IRQn</a> = 31
 195 <br />
 196  }</td></tr>
 197 <tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of IRQn numbers.  <a href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
 198 <tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
 199 </table><table class="memberdecls">
 200 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
 201 Functions</h2></td></tr>
 202 <tr class="memitem:ga03ea5d5d67a89acff8a5b02286795a99"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga03ea5d5d67a89acff8a5b02286795a99">IRQ_Initialize</a> (void)</td></tr>
 203 <tr class="memdesc:ga03ea5d5d67a89acff8a5b02286795a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize interrupt controller.  <br /></td></tr>
 204 <tr class="separator:ga03ea5d5d67a89acff8a5b02286795a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
 205 <tr class="memitem:gac1fcc16fb8e488d315cfa496f1d71db3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gac1fcc16fb8e488d315cfa496f1d71db3">IRQ_SetHandler</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, <a class="el" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a> handler)</td></tr>
 206 <tr class="memdesc:gac1fcc16fb8e488d315cfa496f1d71db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register interrupt handler.  <br /></td></tr>
 207 <tr class="separator:gac1fcc16fb8e488d315cfa496f1d71db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
 208 <tr class="memitem:gaa2a2df8fbc7bad465ada49bd690f65d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gaa2a2df8fbc7bad465ada49bd690f65d5">IRQ_GetHandler</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 209 <tr class="memdesc:gaa2a2df8fbc7bad465ada49bd690f65d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the registered interrupt handler.  <br /></td></tr>
 210 <tr class="separator:gaa2a2df8fbc7bad465ada49bd690f65d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
 211 <tr class="memitem:ga4ad780a3dc23a1b6222de8adcd7c20a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga4ad780a3dc23a1b6222de8adcd7c20a7">IRQ_Enable</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 212 <tr class="memdesc:ga4ad780a3dc23a1b6222de8adcd7c20a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt.  <br /></td></tr>
 213 <tr class="separator:ga4ad780a3dc23a1b6222de8adcd7c20a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
 214 <tr class="memitem:ga544cf4ae0159cc17e259d55898528248"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga544cf4ae0159cc17e259d55898528248">IRQ_Disable</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 215 <tr class="memdesc:ga544cf4ae0159cc17e259d55898528248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable interrupt.  <br /></td></tr>
 216 <tr class="separator:ga544cf4ae0159cc17e259d55898528248"><td class="memSeparator" colspan="2">&#160;</td></tr>
 217 <tr class="memitem:ga8913613a9075a35410af0eb7b275d9e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga8913613a9075a35410af0eb7b275d9e2">IRQ_GetEnableState</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 218 <tr class="memdesc:ga8913613a9075a35410af0eb7b275d9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt enable state.  <br /></td></tr>
 219 <tr class="separator:ga8913613a9075a35410af0eb7b275d9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
 220 <tr class="memitem:gab35da69354d2e515931580a1308a3a85"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gab35da69354d2e515931580a1308a3a85">IRQ_SetMode</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, uint32_t mode)</td></tr>
 221 <tr class="memdesc:gab35da69354d2e515931580a1308a3a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure interrupt request mode.  <br /></td></tr>
 222 <tr class="separator:gab35da69354d2e515931580a1308a3a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
 223 <tr class="memitem:gadba142ee49ae8f52f76b603c926ad711"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gadba142ee49ae8f52f76b603c926ad711">IRQ_GetMode</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 224 <tr class="memdesc:gadba142ee49ae8f52f76b603c926ad711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt mode configuration.  <br /></td></tr>
 225 <tr class="separator:gadba142ee49ae8f52f76b603c926ad711"><td class="memSeparator" colspan="2">&#160;</td></tr>
 226 <tr class="memitem:ga1664e9fc682c3ace4b721906d6ce2b3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga1664e9fc682c3ace4b721906d6ce2b3d">IRQ_GetActiveIRQ</a> (void)</td></tr>
 227 <tr class="memdesc:ga1664e9fc682c3ace4b721906d6ce2b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ID number of current interrupt request (IRQ).  <br /></td></tr>
 228 <tr class="separator:ga1664e9fc682c3ace4b721906d6ce2b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
 229 <tr class="memitem:ga1376a5cf6ff38344a9bbbae080af5a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga1376a5cf6ff38344a9bbbae080af5a0f">IRQ_GetActiveFIQ</a> (void)</td></tr>
 230 <tr class="memdesc:ga1376a5cf6ff38344a9bbbae080af5a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ID number of current fast interrupt request (FIQ).  <br /></td></tr>
 231 <tr class="separator:ga1376a5cf6ff38344a9bbbae080af5a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
 232 <tr class="memitem:ga55638c35efdc7a197b51165929ef0c10"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga55638c35efdc7a197b51165929ef0c10">IRQ_EndOfInterrupt</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 233 <tr class="memdesc:ga55638c35efdc7a197b51165929ef0c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signal end of interrupt processing.  <br /></td></tr>
 234 <tr class="separator:ga55638c35efdc7a197b51165929ef0c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
 235 <tr class="memitem:ga88aedf1dee1061783e6c05c535e7b6c4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga88aedf1dee1061783e6c05c535e7b6c4">IRQ_SetPending</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 236 <tr class="memdesc:ga88aedf1dee1061783e6c05c535e7b6c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt pending flag.  <br /></td></tr>
 237 <tr class="separator:ga88aedf1dee1061783e6c05c535e7b6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
 238 <tr class="memitem:gaa399f9169f136b3930f0d50247aa22fc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gaa399f9169f136b3930f0d50247aa22fc">IRQ_GetPending</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 239 <tr class="memdesc:gaa399f9169f136b3930f0d50247aa22fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt pending flag.  <br /></td></tr>
 240 <tr class="separator:gaa399f9169f136b3930f0d50247aa22fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
 241 <tr class="memitem:gaad6b03f73b3d3ea2ccbb122484e8bd36"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gaad6b03f73b3d3ea2ccbb122484e8bd36">IRQ_ClearPending</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 242 <tr class="memdesc:gaad6b03f73b3d3ea2ccbb122484e8bd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear interrupt pending flag.  <br /></td></tr>
 243 <tr class="separator:gaad6b03f73b3d3ea2ccbb122484e8bd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
 244 <tr class="memitem:gaa90aed20ac94420fff4bbbf55c12d4c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gaa90aed20ac94420fff4bbbf55c12d4c2">IRQ_SetPriority</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, uint32_t priority)</td></tr>
 245 <tr class="memdesc:gaa90aed20ac94420fff4bbbf55c12d4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt priority value.  <br /></td></tr>
 246 <tr class="separator:gaa90aed20ac94420fff4bbbf55c12d4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
 247 <tr class="memitem:ga0a6a18c8fa2bc3183598439b56c507c3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga0a6a18c8fa2bc3183598439b56c507c3">IRQ_GetPriority</a> (<a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn)</td></tr>
 248 <tr class="memdesc:ga0a6a18c8fa2bc3183598439b56c507c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt priority.  <br /></td></tr>
 249 <tr class="separator:ga0a6a18c8fa2bc3183598439b56c507c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
 250 <tr class="memitem:ga3a79888f72bd1db45f0b9a59dbaa2337"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga3a79888f72bd1db45f0b9a59dbaa2337">IRQ_SetPriorityMask</a> (uint32_t priority)</td></tr>
 251 <tr class="memdesc:ga3a79888f72bd1db45f0b9a59dbaa2337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set priority masking threshold.  <br /></td></tr>
 252 <tr class="separator:ga3a79888f72bd1db45f0b9a59dbaa2337"><td class="memSeparator" colspan="2">&#160;</td></tr>
 253 <tr class="memitem:ga77632ae73f1ba46c4a9a0c12e6bc4869"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga77632ae73f1ba46c4a9a0c12e6bc4869">IRQ_GetPriorityMask</a> (void)</td></tr>
 254 <tr class="memdesc:ga77632ae73f1ba46c4a9a0c12e6bc4869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get priority masking threshold.  <br /></td></tr>
 255 <tr class="separator:ga77632ae73f1ba46c4a9a0c12e6bc4869"><td class="memSeparator" colspan="2">&#160;</td></tr>
 256 <tr class="memitem:gabaa4074988ea9e30523f7ed5a86953c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#gabaa4074988ea9e30523f7ed5a86953c2">IRQ_SetPriorityGroupBits</a> (uint32_t bits)</td></tr>
 257 <tr class="memdesc:gabaa4074988ea9e30523f7ed5a86953c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set priority grouping field split point.  <br /></td></tr>
 258 <tr class="separator:gabaa4074988ea9e30523f7ed5a86953c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
 259 <tr class="memitem:ga061da812739bdba1e32765ed6501b83c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__irq__ctrl__gr.html#ga061da812739bdba1e32765ed6501b83c">IRQ_GetPriorityGroupBits</a> (void)</td></tr>
 260 <tr class="memdesc:ga061da812739bdba1e32765ed6501b83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get priority grouping field split point.  <br /></td></tr>
 261 <tr class="separator:ga061da812739bdba1e32765ed6501b83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
 262 </table>
 263 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
 264 <p>Generic functions to access the Interrupt Controller. </p>
 265 <p>This section describes the device agnostic interrupt API viable for a wide range of specific interrupt controllers. The IRQ Controller API allows interrupt dependend applications to be easily portable across a wide range of controllers.</p>
 266 <dl class="section note"><dt>Note</dt><dd>The default implementation for <a class="el" href="group__GIC__functions.html">Arm GIC (Generic Interrupt Controller)</a> can be found in <a class="el" href="irq__ctrl__gic_8c.html">irq_ctrl_gic.c</a>. It uses <code>weak</code> functions thus it can easily be overwritten by an alternative user implementation if needed.</dd></dl>
 267 <p>The Armv7-A architecture defines a common set of first level exceptions, see table below.</p>
 268 <table class="markdownTable">
 269 <tr class="markdownTableHead">
 270 <th class="markdownTableHeadNone">Exception   </th><th class="markdownTableHeadNone">CMSIS Handler   </th><th class="markdownTableHeadNone">Offset   </th><th class="markdownTableHeadNone">Description    </th></tr>
 271 <tr class="markdownTableRowOdd">
 272 <td class="markdownTableBodyNone">Reset   </td><td class="markdownTableBodyNone">Reset_Handler   </td><td class="markdownTableBodyNone">0x0000   </td><td class="markdownTableBodyNone">First instruction executed after reset.    </td></tr>
 273 <tr class="markdownTableRowEven">
 274 <td class="markdownTableBodyNone">Undefined Instruction (Undef)   </td><td class="markdownTableBodyNone">Undef_Handler   </td><td class="markdownTableBodyNone">0x0004   </td><td class="markdownTableBodyNone">Signals usage of an illegal instructions.    </td></tr>
 275 <tr class="markdownTableRowOdd">
 276 <td class="markdownTableBodyNone">Supervisor Call (SVC)   </td><td class="markdownTableBodyNone">SVC_Handler   </td><td class="markdownTableBodyNone">0x0008   </td><td class="markdownTableBodyNone">Issued by software using SVC instruction.    </td></tr>
 277 <tr class="markdownTableRowEven">
 278 <td class="markdownTableBodyNone">Prefetch Abort (PAbt)   </td><td class="markdownTableBodyNone">PAbt_Handler   </td><td class="markdownTableBodyNone">0x000C   </td><td class="markdownTableBodyNone">Signals a memory abort on istruction fetch.    </td></tr>
 279 <tr class="markdownTableRowOdd">
 280 <td class="markdownTableBodyNone">Data Abort (DAbt)   </td><td class="markdownTableBodyNone">DAbt_Handler   </td><td class="markdownTableBodyNone">0x0010   </td><td class="markdownTableBodyNone">Signals a memory abort on data read or write.    </td></tr>
 281 <tr class="markdownTableRowEven">
 282 <td class="markdownTableBodyNone">Hyp Trap   </td><td class="markdownTableBodyNone">(NOP)   </td><td class="markdownTableBodyNone">0x0014   </td><td class="markdownTableBodyNone">Hypervisor instruction trap, only available with Virtualization Extensions.    </td></tr>
 283 <tr class="markdownTableRowOdd">
 284 <td class="markdownTableBodyNone">IRQ interrupt   </td><td class="markdownTableBodyNone">IRQ_Handler   </td><td class="markdownTableBodyNone">0x0018   </td><td class="markdownTableBodyNone">Interrupt Request (typically from Interrupt Controller)    </td></tr>
 285 <tr class="markdownTableRowEven">
 286 <td class="markdownTableBodyNone">FIQ interrupt   </td><td class="markdownTableBodyNone">FIQ_Handler   </td><td class="markdownTableBodyNone">0x001C   </td><td class="markdownTableBodyNone">Fast Interrupt Request (typically from Interrupt Controller)   </td></tr>
 287 </table>
 288 <p>By default those handlers are defined as weak empty functions by the <a class="el" href="startup_c_pg.html#startup_c_sec">device specific startup code</a>. Software and peripheral interrupts are all handled by one of the both central interrupt handlers (IRQ and FIQ). These needs to be implemented application specific. If an RTOS is used the interrupt handlers are typically provided by the RTOS, e.g. when using <a href="https://arm-software.github.io/CMSIS-RTX">CMSIS-RTX</a>.</p>
 289 <p>The interrupts available depends on the actual device in use. According to CMSIS specification the interrupts are defined in <a class="el" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> in <a class="el" href="device_h_pg.html">Device Header File &lt;Device.h&gt;</a>. Using the generic IRQ API one can easily enable and disable interrupts, set up priorities, modes and preemption rules, and register interrupt callbacks.</p>
 290 <p><b>Example:</b> </p>
 291 <div class="fragment"><div class="line"><span class="keywordtype">void</span> SGI0_Handler() {</div>
 292 <div class="line">  <span class="comment">/* </span></div>
 293 <div class="line"><span class="comment">   * Handle Interrupt </span></div>
 294 <div class="line"><span class="comment">   */</span></div>
 295 <div class="line">  </div>
 296 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#gaad6b03f73b3d3ea2ccbb122484e8bd36">IRQ_ClearPending</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>);</div>
 297 <div class="line">}</div>
 298 <div class="line"> </div>
 299 <div class="line"><span class="keywordtype">void</span> main() {</div>
 300 <div class="line">  <span class="comment">/* Initialize the Interrupt Controller */</span></div>
 301 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#ga03ea5d5d67a89acff8a5b02286795a99">IRQ_Initialize</a>();</div>
 302 <div class="line">  </div>
 303 <div class="line">  <span class="comment">/* Register the user defined handler function */</span></div>
 304 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#gac1fcc16fb8e488d315cfa496f1d71db3">IRQ_SetHandler</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>, SGI0_Handler);  </div>
 305 <div class="line">  </div>
 306 <div class="line">  <span class="comment">/* Set the priority considering the priority grouping */</span></div>
 307 <div class="line">  <span class="keyword">const</span> uint32_t subprio = <a class="code hl_function" href="group__irq__ctrl__gr.html#ga061da812739bdba1e32765ed6501b83c">IRQ_GetPriorityGroupBits</a>();</div>
 308 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#gaa90aed20ac94420fff4bbbf55c12d4c2">IRQ_SetPriority</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>, 1u &lt;&lt; subprio);</div>
 309 <div class="line">  </div>
 310 <div class="line">  <span class="comment">/* Set interrupt mode to falling edge */</span></div>
 311 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#gab35da69354d2e515931580a1308a3a85">IRQ_SetMode</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>, <a class="code hl_define" href="group__irq__mode__defs.html#gab0d022bbd15beb1a6578b5535d95f9cf">IRQ_MODE_TYPE_IRQ</a> | <a class="code hl_define" href="group__irq__mode__defs.html#gacb276aa0488a9bf1aa56e1072d2a15a5">IRQ_MODE_CPU_0</a> | <a class="code hl_define" href="group__irq__mode__defs.html#gaa9a8e0968a4ccd57eb7544a16d05f24d">IRQ_MODE_TRIG_EDGE</a> | <a class="code hl_define" href="group__irq__mode__defs.html#ga99e0f3f6945991d50e766b19e71e0222">IRQ_MODE_TRIG_EDGE_FALLING</a>);</div>
 312 <div class="line">  </div>
 313 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#ga4ad780a3dc23a1b6222de8adcd7c20a7">IRQ_Enable</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>);</div>
 314 <div class="line">  </div>
 315 <div class="line">  <span class="comment">/* Trigger interrupt */</span></div>
 316 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#ga88aedf1dee1061783e6c05c535e7b6c4">IRQ_SetPending</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>);</div>
 317 <div class="line">  </div>
 318 <div class="line">  <a class="code hl_function" href="group__irq__ctrl__gr.html#ga544cf4ae0159cc17e259d55898528248">IRQ_Disable</a>((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_enumvalue" href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a>);</div>
 319 <div class="line">}</div>
 320 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga03ea5d5d67a89acff8a5b02286795a99"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga03ea5d5d67a89acff8a5b02286795a99">IRQ_Initialize</a></div><div class="ttdeci">int32_t IRQ_Initialize(void)</div><div class="ttdoc">Initialize interrupt controller.</div></div>
 321 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga061da812739bdba1e32765ed6501b83c"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga061da812739bdba1e32765ed6501b83c">IRQ_GetPriorityGroupBits</a></div><div class="ttdeci">uint32_t IRQ_GetPriorityGroupBits(void)</div><div class="ttdoc">Get priority grouping field split point.</div></div>
 322 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga4ad780a3dc23a1b6222de8adcd7c20a7"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga4ad780a3dc23a1b6222de8adcd7c20a7">IRQ_Enable</a></div><div class="ttdeci">int32_t IRQ_Enable(IRQn_ID_t irqn)</div><div class="ttdoc">Enable interrupt.</div></div>
 323 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga544cf4ae0159cc17e259d55898528248"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga544cf4ae0159cc17e259d55898528248">IRQ_Disable</a></div><div class="ttdeci">int32_t IRQ_Disable(IRQn_ID_t irqn)</div><div class="ttdoc">Disable interrupt.</div></div>
 324 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga88aedf1dee1061783e6c05c535e7b6c4"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga88aedf1dee1061783e6c05c535e7b6c4">IRQ_SetPending</a></div><div class="ttdeci">int32_t IRQ_SetPending(IRQn_ID_t irqn)</div><div class="ttdoc">Set interrupt pending flag.</div></div>
 325 <div class="ttc" id="agroup__irq__ctrl__gr_html_gaa90aed20ac94420fff4bbbf55c12d4c2"><div class="ttname"><a href="group__irq__ctrl__gr.html#gaa90aed20ac94420fff4bbbf55c12d4c2">IRQ_SetPriority</a></div><div class="ttdeci">int32_t IRQ_SetPriority(IRQn_ID_t irqn, uint32_t priority)</div><div class="ttdoc">Set interrupt priority value.</div></div>
 326 <div class="ttc" id="agroup__irq__ctrl__gr_html_gaad6b03f73b3d3ea2ccbb122484e8bd36"><div class="ttname"><a href="group__irq__ctrl__gr.html#gaad6b03f73b3d3ea2ccbb122484e8bd36">IRQ_ClearPending</a></div><div class="ttdeci">int32_t IRQ_ClearPending(IRQn_ID_t irqn)</div><div class="ttdoc">Clear interrupt pending flag.</div></div>
 327 <div class="ttc" id="agroup__irq__ctrl__gr_html_gab35da69354d2e515931580a1308a3a85"><div class="ttname"><a href="group__irq__ctrl__gr.html#gab35da69354d2e515931580a1308a3a85">IRQ_SetMode</a></div><div class="ttdeci">int32_t IRQ_SetMode(IRQn_ID_t irqn, uint32_t mode)</div><div class="ttdoc">Configure interrupt request mode.</div></div>
 328 <div class="ttc" id="agroup__irq__ctrl__gr_html_gac1fcc16fb8e488d315cfa496f1d71db3"><div class="ttname"><a href="group__irq__ctrl__gr.html#gac1fcc16fb8e488d315cfa496f1d71db3">IRQ_SetHandler</a></div><div class="ttdeci">int32_t IRQ_SetHandler(IRQn_ID_t irqn, IRQHandler_t handler)</div><div class="ttdoc">Register interrupt handler.</div></div>
 329 <div class="ttc" id="agroup__irq__ctrl__gr_html_gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e"><div class="ttname"><a href="group__irq__ctrl__gr.html#gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e">SGI0_IRQn</a></div><div class="ttdeci">@ SGI0_IRQn</div><div class="ttdoc">Software Generated Interrupt 0.</div><div class="ttdef"><b>Definition:</b> ref_irq_ctrl.txt:82</div></div>
 330 <div class="ttc" id="agroup__irq__mode__defs_html_ga99e0f3f6945991d50e766b19e71e0222"><div class="ttname"><a href="group__irq__mode__defs.html#ga99e0f3f6945991d50e766b19e71e0222">IRQ_MODE_TRIG_EDGE_FALLING</a></div><div class="ttdeci">#define IRQ_MODE_TRIG_EDGE_FALLING</div><div class="ttdoc">Trigger: falling edge triggered interrupt.</div></div>
 331 <div class="ttc" id="agroup__irq__mode__defs_html_gaa9a8e0968a4ccd57eb7544a16d05f24d"><div class="ttname"><a href="group__irq__mode__defs.html#gaa9a8e0968a4ccd57eb7544a16d05f24d">IRQ_MODE_TRIG_EDGE</a></div><div class="ttdeci">#define IRQ_MODE_TRIG_EDGE</div><div class="ttdoc">Trigger: edge triggered interrupt.</div></div>
 332 <div class="ttc" id="agroup__irq__mode__defs_html_gab0d022bbd15beb1a6578b5535d95f9cf"><div class="ttname"><a href="group__irq__mode__defs.html#gab0d022bbd15beb1a6578b5535d95f9cf">IRQ_MODE_TYPE_IRQ</a></div><div class="ttdeci">#define IRQ_MODE_TYPE_IRQ</div><div class="ttdoc">Type: interrupt source triggers CPU IRQ line.</div></div>
 333 <div class="ttc" id="agroup__irq__mode__defs_html_gacb276aa0488a9bf1aa56e1072d2a15a5"><div class="ttname"><a href="group__irq__mode__defs.html#gacb276aa0488a9bf1aa56e1072d2a15a5">IRQ_MODE_CPU_0</a></div><div class="ttdeci">#define IRQ_MODE_CPU_0</div><div class="ttdoc">CPU: interrupt targets CPU 0.</div></div>
 334 <div class="ttc" id="airq__ctrl_8h_html_ac62964c04a7fed2c84aeea9e34f415e2"><div class="ttname"><a href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a></div><div class="ttdeci">int32_t IRQn_ID_t</div><div class="ttdoc">Interrupt ID number data type.</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:43</div></div>
 335 </div><!-- fragment --> <h2 class="groupheader">Enumeration Type Documentation</h2>
 336 <a id="ga7e1129cd8a196f4284d41db3e82ad5c8" name="ga7e1129cd8a196f4284d41db3e82ad5c8"></a>
 337 <h2 class="memtitle"><span class="permalink"><a href="#ga7e1129cd8a196f4284d41db3e82ad5c8">&#9670;&#160;</a></span>IRQn_Type</h2>
 338
 339 <div class="memitem">
 340 <div class="memproto">
 341       <table class="memname">
 342         <tr>
 343           <td class="memname">enum <a class="el" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></td>
 344         </tr>
 345       </table>
 346 </div><div class="memdoc">
 347
 348 <p>Definition of IRQn numbers. </p>
 349 <p>The core exception enumeration names for IRQn values are defined in the <a class="el" href="device_h_pg.html">Device Header File &lt;Device.h&gt;</a>.</p>
 350 <p>The table below describes the core exception names in Cortex-A core. </p>
 351 <table class="fieldtable">
 352 <tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e" name="gga7e1129cd8a196f4284d41db3e82ad5c8a056f32088a9c8bdb9309b005dfeb648e"></a>SGI0_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 0. </p>
 353 </td></tr>
 354 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ab335b8b84021cd5714807d6cd2404c3b" name="gga7e1129cd8a196f4284d41db3e82ad5c8ab335b8b84021cd5714807d6cd2404c3b"></a>SGI1_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 1. </p>
 355 </td></tr>
 356 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2a1cc64c0a2dc0e7f339fbf21c9a2b07" name="gga7e1129cd8a196f4284d41db3e82ad5c8a2a1cc64c0a2dc0e7f339fbf21c9a2b07"></a>SGI2_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 2. </p>
 357 </td></tr>
 358 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a310ac1f78af36e0e3b9f6b4f15bd9b68" name="gga7e1129cd8a196f4284d41db3e82ad5c8a310ac1f78af36e0e3b9f6b4f15bd9b68"></a>SGI3_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 3. </p>
 359 </td></tr>
 360 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ac5c03a99c620ff116bafa4cf03dd9a07" name="gga7e1129cd8a196f4284d41db3e82ad5c8ac5c03a99c620ff116bafa4cf03dd9a07"></a>SGI4_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 4. </p>
 361 </td></tr>
 362 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8adb8d49885011a278ed3c671904da7e6e" name="gga7e1129cd8a196f4284d41db3e82ad5c8adb8d49885011a278ed3c671904da7e6e"></a>SGI5_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 5. </p>
 363 </td></tr>
 364 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a5f9b1989d051c60ad69147e644853a44" name="gga7e1129cd8a196f4284d41db3e82ad5c8a5f9b1989d051c60ad69147e644853a44"></a>SGI6_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 6. </p>
 365 </td></tr>
 366 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aa1bcd760176e11cdece4386818022631" name="gga7e1129cd8a196f4284d41db3e82ad5c8aa1bcd760176e11cdece4386818022631"></a>SGI7_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 7. </p>
 367 </td></tr>
 368 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aabbb7ca9433c474bfeade468e8c66455" name="gga7e1129cd8a196f4284d41db3e82ad5c8aabbb7ca9433c474bfeade468e8c66455"></a>SGI8_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 8. </p>
 369 </td></tr>
 370 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8afa5f21d9fd3df5817a0f871b72bde681" name="gga7e1129cd8a196f4284d41db3e82ad5c8afa5f21d9fd3df5817a0f871b72bde681"></a>SGI9_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 9. </p>
 371 </td></tr>
 372 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a12993bed484c7a70e6281b102d0e27e9" name="gga7e1129cd8a196f4284d41db3e82ad5c8a12993bed484c7a70e6281b102d0e27e9"></a>SGI10_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 10. </p>
 373 </td></tr>
 374 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a7826ded51cd379774bb076819ff93cdb" name="gga7e1129cd8a196f4284d41db3e82ad5c8a7826ded51cd379774bb076819ff93cdb"></a>SGI11_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 11. </p>
 375 </td></tr>
 376 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a3425bbf0a6da4d0398e63b48a1345d37" name="gga7e1129cd8a196f4284d41db3e82ad5c8a3425bbf0a6da4d0398e63b48a1345d37"></a>SGI12_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 12. </p>
 377 </td></tr>
 378 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ace710506c7be1b3b7f9d4a1db2f75391" name="gga7e1129cd8a196f4284d41db3e82ad5c8ace710506c7be1b3b7f9d4a1db2f75391"></a>SGI13_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 13. </p>
 379 </td></tr>
 380 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ae57c57a817378102db7bc66351c912f1" name="gga7e1129cd8a196f4284d41db3e82ad5c8ae57c57a817378102db7bc66351c912f1"></a>SGI14_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 14. </p>
 381 </td></tr>
 382 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ac6958eebc9d41a42c739de555cad2321" name="gga7e1129cd8a196f4284d41db3e82ad5c8ac6958eebc9d41a42c739de555cad2321"></a>SGI15_IRQn&#160;</td><td class="fielddoc"><p>Software Generated Interrupt 15. </p>
 383 </td></tr>
 384 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a1d0271c3b3a369c16a9c05ab4ea72ca5" name="gga7e1129cd8a196f4284d41db3e82ad5c8a1d0271c3b3a369c16a9c05ab4ea72ca5"></a>VirtualMaintenanceInterrupt_IRQn&#160;</td><td class="fielddoc"><p>Virtual Maintenance Interrupt. </p>
 385 </td></tr>
 386 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8acc86d3c23264d2038fd8de56b65059f6" name="gga7e1129cd8a196f4284d41db3e82ad5c8acc86d3c23264d2038fd8de56b65059f6"></a>HypervisorTimer_IRQn&#160;</td><td class="fielddoc"><p>Hypervisor Timer Interrupt. </p>
 387 </td></tr>
 388 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a2dde3bb4fc49f71c15bba2c4f0cda2cd" name="gga7e1129cd8a196f4284d41db3e82ad5c8a2dde3bb4fc49f71c15bba2c4f0cda2cd"></a>VirtualTimer_IRQn&#160;</td><td class="fielddoc"><p>Virtual Timer Interrupt. </p>
 389 </td></tr>
 390 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8ac286832ada11ea1575a98149404d8aa7" name="gga7e1129cd8a196f4284d41db3e82ad5c8ac286832ada11ea1575a98149404d8aa7"></a>Legacy_nFIQ_IRQn&#160;</td><td class="fielddoc"><p>Legacy nFIQ Interrupt. </p>
 391 </td></tr>
 392 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a82e7e80a1d7d70bbe65b380bcda3f309" name="gga7e1129cd8a196f4284d41db3e82ad5c8a82e7e80a1d7d70bbe65b380bcda3f309"></a>SecurePhyTimer_IRQn&#160;</td><td class="fielddoc"><p>Secure Physical Timer Interrupt. </p>
 393 </td></tr>
 394 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8aff0bcb9be41e2ba389f9bf1d5f403145" name="gga7e1129cd8a196f4284d41db3e82ad5c8aff0bcb9be41e2ba389f9bf1d5f403145"></a>NonSecurePhyTimer_IRQn&#160;</td><td class="fielddoc"><p>Non-Secure Physical Timer Interrupt. </p>
 395 </td></tr>
 396 <tr><td class="fieldname"><a id="gga7e1129cd8a196f4284d41db3e82ad5c8a1718b510599bbe8ebe34aee5c5aa3214" name="gga7e1129cd8a196f4284d41db3e82ad5c8a1718b510599bbe8ebe34aee5c5aa3214"></a>Legacy_nIRQ_IRQn&#160;</td><td class="fielddoc"><p>Legacy nIRQ Interrupt. </p>
 397 </td></tr>
 398 </table>
 399
 400 </div>
 401 </div>
 402 <h2 class="groupheader">Function Documentation</h2>
 403 <a id="gaad6b03f73b3d3ea2ccbb122484e8bd36" name="gaad6b03f73b3d3ea2ccbb122484e8bd36"></a>
 404 <h2 class="memtitle"><span class="permalink"><a href="#gaad6b03f73b3d3ea2ccbb122484e8bd36">&#9670;&#160;</a></span>IRQ_ClearPending()</h2>
 405
 406 <div class="memitem">
 407 <div class="memproto">
 408       <table class="memname">
 409         <tr>
 410           <td class="memname">int32_t IRQ_ClearPending </td>
 411           <td>(</td>
 412           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 413           <td class="paramname"><em>irqn</em></td><td>)</td>
 414           <td></td>
 415         </tr>
 416       </table>
 417 </div><div class="memdoc">
 418
 419 <p>Clear interrupt pending flag. </p>
 420 <dl class="params"><dt>Parameters</dt><dd>
 421   <table class="params">
 422     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 423   </table>
 424   </dd>
 425 </dl>
 426 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
 427 <p>This function clears the pending status of the interrupt identified by the irqn parameter.</p>
 428 <p>For Arm GIC the default implementation looks like the following example:</p>
 429 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gaad6b03f73b3d3ea2ccbb122484e8bd36">IRQ_ClearPending</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 430 <div class="line">  int32_t status;</div>
 431 <div class="line"> </div>
 432 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 16) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 433 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#ga5ad17ad70f23d1ff36015ffac33d383d">GIC_ClearPendingIRQ</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 434 <div class="line">    status = 0;</div>
 435 <div class="line">  } <span class="keywordflow">else</span> {</div>
 436 <div class="line">    status = -1;</div>
 437 <div class="line">  }</div>
 438 <div class="line"> </div>
 439 <div class="line">  <span class="keywordflow">return</span> (status);</div>
 440 <div class="line">}</div>
 441 <div class="ttc" id="agroup__GIC__functions_html_ga5ad17ad70f23d1ff36015ffac33d383d"><div class="ttname"><a href="group__GIC__functions.html#ga5ad17ad70f23d1ff36015ffac33d383d">GIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void GIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clears the given interrupt from being pending using GIC's ICPENDR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1614</div></div>
 442 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">Definition of IRQn numbers.</div><div class="ttdef"><b>Definition:</b> ref_irq_ctrl.txt:79</div></div>
 443 </div><!-- fragment -->
 444 </div>
 445 </div>
 446 <a id="ga544cf4ae0159cc17e259d55898528248" name="ga544cf4ae0159cc17e259d55898528248"></a>
 447 <h2 class="memtitle"><span class="permalink"><a href="#ga544cf4ae0159cc17e259d55898528248">&#9670;&#160;</a></span>IRQ_Disable()</h2>
 448
 449 <div class="memitem">
 450 <div class="memproto">
 451       <table class="memname">
 452         <tr>
 453           <td class="memname">int32_t IRQ_Disable </td>
 454           <td>(</td>
 455           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 456           <td class="paramname"><em>irqn</em></td><td>)</td>
 457           <td></td>
 458         </tr>
 459       </table>
 460 </div><div class="memdoc">
 461
 462 <p>Disable interrupt. </p>
 463 <dl class="params"><dt>Parameters</dt><dd>
 464   <table class="params">
 465     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 466   </table>
 467   </dd>
 468 </dl>
 469 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
 470 <p>This function disables forwarding of the corresponding interrupt to the CPU.</p>
 471 <p>For Arm GIC the default implementation looks like the following example:</p>
 472 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga544cf4ae0159cc17e259d55898528248">IRQ_Disable</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 473 <div class="line">  int32_t status;</div>
 474 <div class="line"> </div>
 475 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 476 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#ga2102399d255690c0674209a6faeec13d">GIC_DisableIRQ</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 477 <div class="line">    status = 0;</div>
 478 <div class="line">  } <span class="keywordflow">else</span> {</div>
 479 <div class="line">    status = -1;</div>
 480 <div class="line">  }</div>
 481 <div class="line"> </div>
 482 <div class="line">  <span class="keywordflow">return</span> (status);</div>
 483 <div class="line">}</div>
 484 <div class="ttc" id="agroup__GIC__functions_html_ga2102399d255690c0674209a6faeec13d"><div class="ttname"><a href="group__GIC__functions.html#ga2102399d255690c0674209a6faeec13d">GIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void GIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disables the given interrupt using GIC's ICENABLER register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1568</div></div>
 485 </div><!-- fragment -->
 486 </div>
 487 </div>
 488 <a id="ga4ad780a3dc23a1b6222de8adcd7c20a7" name="ga4ad780a3dc23a1b6222de8adcd7c20a7"></a>
 489 <h2 class="memtitle"><span class="permalink"><a href="#ga4ad780a3dc23a1b6222de8adcd7c20a7">&#9670;&#160;</a></span>IRQ_Enable()</h2>
 490
 491 <div class="memitem">
 492 <div class="memproto">
 493       <table class="memname">
 494         <tr>
 495           <td class="memname">int32_t IRQ_Enable </td>
 496           <td>(</td>
 497           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 498           <td class="paramname"><em>irqn</em></td><td>)</td>
 499           <td></td>
 500         </tr>
 501       </table>
 502 </div><div class="memdoc">
 503
 504 <p>Enable interrupt. </p>
 505 <dl class="params"><dt>Parameters</dt><dd>
 506   <table class="params">
 507     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 508   </table>
 509   </dd>
 510 </dl>
 511 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
 512 <p>This function enables forwarding of the corresponding interrupt to the CPU.</p>
 513 <p>For Arm GIC the default implementation looks like the following example:</p>
 514 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga4ad780a3dc23a1b6222de8adcd7c20a7">IRQ_Enable</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 515 <div class="line">  int32_t status;</div>
 516 <div class="line"> </div>
 517 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 518 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#gaeba215d9c4ec3599e0a168800288c3f3">GIC_EnableIRQ</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 519 <div class="line">    status = 0;</div>
 520 <div class="line">  } <span class="keywordflow">else</span> {</div>
 521 <div class="line">    status = -1;</div>
 522 <div class="line">  }</div>
 523 <div class="line"> </div>
 524 <div class="line">  <span class="keywordflow">return</span> (status);</div>
 525 <div class="line">}</div>
 526 <div class="ttc" id="agroup__GIC__functions_html_gaeba215d9c4ec3599e0a168800288c3f3"><div class="ttname"><a href="group__GIC__functions.html#gaeba215d9c4ec3599e0a168800288c3f3">GIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void GIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enables the given interrupt using GIC's ISENABLER register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1551</div></div>
 527 </div><!-- fragment -->
 528 </div>
 529 </div>
 530 <a id="ga55638c35efdc7a197b51165929ef0c10" name="ga55638c35efdc7a197b51165929ef0c10"></a>
 531 <h2 class="memtitle"><span class="permalink"><a href="#ga55638c35efdc7a197b51165929ef0c10">&#9670;&#160;</a></span>IRQ_EndOfInterrupt()</h2>
 532
 533 <div class="memitem">
 534 <div class="memproto">
 535       <table class="memname">
 536         <tr>
 537           <td class="memname">int32_t IRQ_EndOfInterrupt </td>
 538           <td>(</td>
 539           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 540           <td class="paramname"><em>irqn</em></td><td>)</td>
 541           <td></td>
 542         </tr>
 543       </table>
 544 </div><div class="memdoc">
 545
 546 <p>Signal end of interrupt processing. </p>
 547 <dl class="params"><dt>Parameters</dt><dd>
 548   <table class="params">
 549     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 550   </table>
 551   </dd>
 552 </dl>
 553 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
 554 <p>This function informs the interrupt controller that the interrupt service routine processing of the currently active interrupt request is completed.</p>
 555 <p>The parameter irqn should specify the value previously returned by the <a class="el" href="group__irq__ctrl__gr.html#ga1664e9fc682c3ace4b721906d6ce2b3d">IRQ_GetActiveIRQ</a> or <a class="el" href="group__irq__ctrl__gr.html#ga1376a5cf6ff38344a9bbbae080af5a0f">IRQ_GetActiveFIQ</a> functions.</p>
 556 <p>For Arm GIC the default implementation looks like the following example:</p>
 557 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga55638c35efdc7a197b51165929ef0c10">IRQ_EndOfInterrupt</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 558 <div class="line">  int32_t status;</div>
 559 <div class="line"> </div>
 560 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 561 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#gac23f090f572a058b4a737f6613ded9cd">GIC_EndInterrupt</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 562 <div class="line"> </div>
 563 <div class="line">    <span class="keywordflow">if</span> (irqn == 0) {</div>
 564 <div class="line">      IRQ_ID0 = 0U;</div>
 565 <div class="line">    }</div>
 566 <div class="line"> </div>
 567 <div class="line">    status = 0;</div>
 568 <div class="line">  } <span class="keywordflow">else</span> {</div>
 569 <div class="line">    status = -1;</div>
 570 <div class="line">  }</div>
 571 <div class="line"> </div>
 572 <div class="line">  <span class="keywordflow">return</span> (status);</div>
 573 <div class="line">}</div>
 574 <div class="ttc" id="agroup__GIC__functions_html_gac23f090f572a058b4a737f6613ded9cd"><div class="ttname"><a href="group__GIC__functions.html#gac23f090f572a058b4a737f6613ded9cd">GIC_EndInterrupt</a></div><div class="ttdeci">__STATIC_INLINE void GIC_EndInterrupt(IRQn_Type IRQn)</div><div class="ttdoc">Writes the given interrupt number to the CPU's EOIR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1543</div></div>
 575 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga55638c35efdc7a197b51165929ef0c10"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga55638c35efdc7a197b51165929ef0c10">IRQ_EndOfInterrupt</a></div><div class="ttdeci">int32_t IRQ_EndOfInterrupt(IRQn_ID_t irqn)</div><div class="ttdoc">Signal end of interrupt processing.</div></div>
 576 </div><!-- fragment -->
 577 </div>
 578 </div>
 579 <a id="ga1376a5cf6ff38344a9bbbae080af5a0f" name="ga1376a5cf6ff38344a9bbbae080af5a0f"></a>
 580 <h2 class="memtitle"><span class="permalink"><a href="#ga1376a5cf6ff38344a9bbbae080af5a0f">&#9670;&#160;</a></span>IRQ_GetActiveFIQ()</h2>
 581
 582 <div class="memitem">
 583 <div class="memproto">
 584       <table class="memname">
 585         <tr>
 586           <td class="memname"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> IRQ_GetActiveFIQ </td>
 587           <td>(</td>
 588           <td class="paramtype">void&#160;</td>
 589           <td class="paramname"></td><td>)</td>
 590           <td></td>
 591         </tr>
 592       </table>
 593 </div><div class="memdoc">
 594
 595 <p>Get ID number of current fast interrupt request (FIQ). </p>
 596 <dl class="section return"><dt>Returns</dt><dd>interrupt ID number.</dd></dl>
 597 <p>This function retrieves the interrupt ID number of current FIQ source and acknowledges the interrupt.</p>
 598 <p>For Arm GIC the default implementation looks like the following example:</p>
 599 <div class="fragment"><div class="line"><a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> <a class="code hl_function" href="group__irq__ctrl__gr.html#ga1376a5cf6ff38344a9bbbae080af5a0f">IRQ_GetActiveFIQ</a> (<span class="keywordtype">void</span>) {</div>
 600 <div class="line">  <span class="comment">// FIQ is not supported, return invalid ID</span></div>
 601 <div class="line">  <span class="keywordflow">return</span> ((<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)-1);</div>
 602 <div class="line">}</div>
 603 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga1376a5cf6ff38344a9bbbae080af5a0f"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga1376a5cf6ff38344a9bbbae080af5a0f">IRQ_GetActiveFIQ</a></div><div class="ttdeci">IRQn_ID_t IRQ_GetActiveFIQ(void)</div><div class="ttdoc">Get ID number of current fast interrupt request (FIQ).</div></div>
 604 </div><!-- fragment -->
 605 </div>
 606 </div>
 607 <a id="ga1664e9fc682c3ace4b721906d6ce2b3d" name="ga1664e9fc682c3ace4b721906d6ce2b3d"></a>
 608 <h2 class="memtitle"><span class="permalink"><a href="#ga1664e9fc682c3ace4b721906d6ce2b3d">&#9670;&#160;</a></span>IRQ_GetActiveIRQ()</h2>
 609
 610 <div class="memitem">
 611 <div class="memproto">
 612       <table class="memname">
 613         <tr>
 614           <td class="memname"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> IRQ_GetActiveIRQ </td>
 615           <td>(</td>
 616           <td class="paramtype">void&#160;</td>
 617           <td class="paramname"></td><td>)</td>
 618           <td></td>
 619         </tr>
 620       </table>
 621 </div><div class="memdoc">
 622
 623 <p>Get ID number of current interrupt request (IRQ). </p>
 624 <dl class="section return"><dt>Returns</dt><dd>interrupt ID number.</dd></dl>
 625 <p>This function retrieves the interrupt ID number of current IRQ source and acknowledges the interrupt.</p>
 626 <p>For Arm GIC the default implementation looks like the following example:</p>
 627 <div class="fragment"><div class="line"><a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> <a class="code hl_function" href="group__irq__ctrl__gr.html#ga1664e9fc682c3ace4b721906d6ce2b3d">IRQ_GetActiveIRQ</a> (<span class="keywordtype">void</span>) {</div>
 628 <div class="line">  <a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn;</div>
 629 <div class="line"> </div>
 630 <div class="line">  irqn = (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>)<a class="code hl_function" href="group__GIC__functions.html#gafc08bbc58b25fef0d24003313fd16eb8">GIC_AcknowledgePending</a>();</div>
 631 <div class="line"> </div>
 632 <div class="line">  <span class="keywordflow">return</span> (irqn);</div>
 633 <div class="line">}</div>
 634 <div class="ttc" id="agroup__GIC__functions_html_gafc08bbc58b25fef0d24003313fd16eb8"><div class="ttname"><a href="group__GIC__functions.html#gafc08bbc58b25fef0d24003313fd16eb8">GIC_AcknowledgePending</a></div><div class="ttdeci">__STATIC_INLINE IRQn_Type GIC_AcknowledgePending(void)</div><div class="ttdoc">Read the CPU's IAR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1535</div></div>
 635 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga1664e9fc682c3ace4b721906d6ce2b3d"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga1664e9fc682c3ace4b721906d6ce2b3d">IRQ_GetActiveIRQ</a></div><div class="ttdeci">IRQn_ID_t IRQ_GetActiveIRQ(void)</div><div class="ttdoc">Get ID number of current interrupt request (IRQ).</div></div>
 636 </div><!-- fragment -->
 637 </div>
 638 </div>
 639 <a id="ga8913613a9075a35410af0eb7b275d9e2" name="ga8913613a9075a35410af0eb7b275d9e2"></a>
 640 <h2 class="memtitle"><span class="permalink"><a href="#ga8913613a9075a35410af0eb7b275d9e2">&#9670;&#160;</a></span>IRQ_GetEnableState()</h2>
 641
 642 <div class="memitem">
 643 <div class="memproto">
 644       <table class="memname">
 645         <tr>
 646           <td class="memname">uint32_t IRQ_GetEnableState </td>
 647           <td>(</td>
 648           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 649           <td class="paramname"><em>irqn</em></td><td>)</td>
 650           <td></td>
 651         </tr>
 652       </table>
 653 </div><div class="memdoc">
 654
 655 <p>Get interrupt enable state. </p>
 656 <dl class="params"><dt>Parameters</dt><dd>
 657   <table class="params">
 658     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 659   </table>
 660   </dd>
 661 </dl>
 662 <dl class="section return"><dt>Returns</dt><dd>0 - interrupt is disabled, 1 - interrupt is enabled.</dd></dl>
 663 <p>This function retrieves the interrupt enable status of the interrupt identified by the irqn parameter.</p>
 664 <p>Interrupt enable status can be either disabled (0) or enabled (1). Disabled status is returned for interrupts which cannot be identified by irqn.</p>
 665 <p>For Arm GIC the default implementation looks like the following example:</p>
 666 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga8913613a9075a35410af0eb7b275d9e2">IRQ_GetEnableState</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 667 <div class="line">  uint32_t enable;</div>
 668 <div class="line"> </div>
 669 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 670 <div class="line">    enable = <a class="code hl_function" href="core__ca_8h.html#abcd7d576ea634b1a708db9fda95d09df">GIC_GetEnableIRQ</a>((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 671 <div class="line">  } <span class="keywordflow">else</span> {</div>
 672 <div class="line">    enable = 0U;</div>
 673 <div class="line">  }</div>
 674 <div class="line"> </div>
 675 <div class="line">  <span class="keywordflow">return</span> (enable);</div>
 676 <div class="line">}</div>
 677 <div class="ttc" id="acore__ca_8h_html_abcd7d576ea634b1a708db9fda95d09df"><div class="ttname"><a href="core__ca_8h.html#abcd7d576ea634b1a708db9fda95d09df">GIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get interrupt enable status using GIC's ISENABLER register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1560</div></div>
 678 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga8913613a9075a35410af0eb7b275d9e2"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga8913613a9075a35410af0eb7b275d9e2">IRQ_GetEnableState</a></div><div class="ttdeci">uint32_t IRQ_GetEnableState(IRQn_ID_t irqn)</div><div class="ttdoc">Get interrupt enable state.</div></div>
 679 </div><!-- fragment -->
 680 </div>
 681 </div>
 682 <a id="gaa2a2df8fbc7bad465ada49bd690f65d5" name="gaa2a2df8fbc7bad465ada49bd690f65d5"></a>
 683 <h2 class="memtitle"><span class="permalink"><a href="#gaa2a2df8fbc7bad465ada49bd690f65d5">&#9670;&#160;</a></span>IRQ_GetHandler()</h2>
 684
 685 <div class="memitem">
 686 <div class="memproto">
 687       <table class="memname">
 688         <tr>
 689           <td class="memname"><a class="el" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a> IRQ_GetHandler </td>
 690           <td>(</td>
 691           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 692           <td class="paramname"><em>irqn</em></td><td>)</td>
 693           <td></td>
 694         </tr>
 695       </table>
 696 </div><div class="memdoc">
 697
 698 <p>Get the registered interrupt handler. </p>
 699 <dl class="params"><dt>Parameters</dt><dd>
 700   <table class="params">
 701     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 702   </table>
 703   </dd>
 704 </dl>
 705 <dl class="section return"><dt>Returns</dt><dd>registered interrupt handler function address.</dd></dl>
 706 <p>This function retrieves address of the interrupt handler callback function corresponding to the specified interrupt ID number.</p>
 707 <p>For Arm GIC the default implementation looks like the following example:</p>
 708 <div class="fragment"><div class="line"><a class="code hl_typedef" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a> <a class="code hl_function" href="group__irq__ctrl__gr.html#gaa2a2df8fbc7bad465ada49bd690f65d5">IRQ_GetHandler</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 709 <div class="line">  IRQHandler h;</div>
 710 <div class="line"> </div>
 711 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 712 <div class="line">    h = IRQTable[irqn];</div>
 713 <div class="line">  } <span class="keywordflow">else</span> {</div>
 714 <div class="line">    h = (<a class="code hl_typedef" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a>)0;</div>
 715 <div class="line">  }</div>
 716 <div class="line"> </div>
 717 <div class="line">  <span class="keywordflow">return</span> (h);</div>
 718 <div class="line">}</div>
 719 <div class="ttc" id="agroup__irq__ctrl__gr_html_gaa2a2df8fbc7bad465ada49bd690f65d5"><div class="ttname"><a href="group__irq__ctrl__gr.html#gaa2a2df8fbc7bad465ada49bd690f65d5">IRQ_GetHandler</a></div><div class="ttdeci">IRQHandler_t IRQ_GetHandler(IRQn_ID_t irqn)</div><div class="ttdoc">Get the registered interrupt handler.</div></div>
 720 <div class="ttc" id="airq__ctrl_8h_html_a27589275c894aa295615df4764404b98"><div class="ttname"><a href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a></div><div class="ttdeci">void(* IRQHandler_t)(void)</div><div class="ttdoc">Interrupt handler data type.</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:37</div></div>
 721 </div><!-- fragment -->
 722 </div>
 723 </div>
 724 <a id="gadba142ee49ae8f52f76b603c926ad711" name="gadba142ee49ae8f52f76b603c926ad711"></a>
 725 <h2 class="memtitle"><span class="permalink"><a href="#gadba142ee49ae8f52f76b603c926ad711">&#9670;&#160;</a></span>IRQ_GetMode()</h2>
 726
 727 <div class="memitem">
 728 <div class="memproto">
 729       <table class="memname">
 730         <tr>
 731           <td class="memname">uint32_t IRQ_GetMode </td>
 732           <td>(</td>
 733           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 734           <td class="paramname"><em>irqn</em></td><td>)</td>
 735           <td></td>
 736         </tr>
 737       </table>
 738 </div><div class="memdoc">
 739
 740 <p>Get interrupt mode configuration. </p>
 741 <dl class="params"><dt>Parameters</dt><dd>
 742   <table class="params">
 743     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 744   </table>
 745   </dd>
 746 </dl>
 747 <dl class="section return"><dt>Returns</dt><dd>current interrupt mode configuration with optional IRQ_MODE_ERROR bit set.</dd></dl>
 748 <p>This function retrieves interrupt mode configuration of the interrupt identified by the irqn parameter. <a class="el" href="group__irq__mode__defs.html#gaacb93ae158e548c54698a7230647804a">IRQ_MODE_ERROR</a> is returned for interrupts which cannot be identified by irqn.</p>
 749 <p>For Arm GIC the default implementation looks like the following example:</p>
 750 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gadba142ee49ae8f52f76b603c926ad711">IRQ_GetMode</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 751 <div class="line">  uint32_t mode;</div>
 752 <div class="line">  uint32_t val;</div>
 753 <div class="line"> </div>
 754 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 755 <div class="line">    mode = <a class="code hl_define" href="group__irq__mode__defs.html#gab0d022bbd15beb1a6578b5535d95f9cf">IRQ_MODE_TYPE_IRQ</a>;</div>
 756 <div class="line"> </div>
 757 <div class="line">    <span class="comment">// Get trigger mode</span></div>
 758 <div class="line">    val = <a class="code hl_function" href="core__ca_8h.html#a43cfac7327b49e2a89d63abc99b6b06a">GIC_GetConfiguration</a>((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 759 <div class="line"> </div>
 760 <div class="line">    <span class="keywordflow">if</span> ((val &amp; 2U) != 0U) {</div>
 761 <div class="line">      <span class="comment">// Corresponding interrupt is edge triggered</span></div>
 762 <div class="line">      mode |= <a class="code hl_define" href="group__irq__mode__defs.html#gaa9a8e0968a4ccd57eb7544a16d05f24d">IRQ_MODE_TRIG_EDGE</a>;</div>
 763 <div class="line">    } <span class="keywordflow">else</span> {</div>
 764 <div class="line">      <span class="comment">// Corresponding interrupt is level triggered</span></div>
 765 <div class="line">      mode |= <a class="code hl_define" href="group__irq__mode__defs.html#gabc31ba71612436a6ccc49342f35fec58">IRQ_MODE_TRIG_LEVEL</a>;</div>
 766 <div class="line">    }</div>
 767 <div class="line"> </div>
 768 <div class="line">    <span class="comment">// Get interrupt CPU targets</span></div>
 769 <div class="line">    mode |= <a class="code hl_function" href="group__GIC__functions.html#gafccf881f9517592f30489bcabcb738a8">GIC_GetTarget</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn) &lt;&lt; <a class="code hl_define" href="irq__ctrl_8h.html#ab7527409c193021e65aaf4d519caea46">IRQ_MODE_CPU_Pos</a>;</div>
 770 <div class="line"> </div>
 771 <div class="line">  } <span class="keywordflow">else</span> {</div>
 772 <div class="line">    mode = <a class="code hl_define" href="group__irq__mode__defs.html#gaacb93ae158e548c54698a7230647804a">IRQ_MODE_ERROR</a>;</div>
 773 <div class="line">  }</div>
 774 <div class="line"> </div>
 775 <div class="line">  <span class="keywordflow">return</span> (mode);</div>
 776 <div class="line">}</div>
 777 <div class="ttc" id="acore__ca_8h_html_a43cfac7327b49e2a89d63abc99b6b06a"><div class="ttname"><a href="core__ca_8h.html#a43cfac7327b49e2a89d63abc99b6b06a">GIC_GetConfiguration</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetConfiguration(IRQn_Type IRQn)</div><div class="ttdoc">Get the interrupt configuration from the GIC's ICFGR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1646</div></div>
 778 <div class="ttc" id="agroup__GIC__functions_html_gafccf881f9517592f30489bcabcb738a8"><div class="ttname"><a href="group__GIC__functions.html#gafccf881f9517592f30489bcabcb738a8">GIC_GetTarget</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetTarget(IRQn_Type IRQn)</div><div class="ttdoc">Read the GIC's ITARGETSR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1513</div></div>
 779 <div class="ttc" id="agroup__irq__ctrl__gr_html_gadba142ee49ae8f52f76b603c926ad711"><div class="ttname"><a href="group__irq__ctrl__gr.html#gadba142ee49ae8f52f76b603c926ad711">IRQ_GetMode</a></div><div class="ttdeci">uint32_t IRQ_GetMode(IRQn_ID_t irqn)</div><div class="ttdoc">Get interrupt mode configuration.</div></div>
 780 <div class="ttc" id="agroup__irq__mode__defs_html_gaacb93ae158e548c54698a7230647804a"><div class="ttname"><a href="group__irq__mode__defs.html#gaacb93ae158e548c54698a7230647804a">IRQ_MODE_ERROR</a></div><div class="ttdeci">#define IRQ_MODE_ERROR</div><div class="ttdoc">Bit indicating mode value error.</div></div>
 781 <div class="ttc" id="agroup__irq__mode__defs_html_gabc31ba71612436a6ccc49342f35fec58"><div class="ttname"><a href="group__irq__mode__defs.html#gabc31ba71612436a6ccc49342f35fec58">IRQ_MODE_TRIG_LEVEL</a></div><div class="ttdeci">#define IRQ_MODE_TRIG_LEVEL</div><div class="ttdoc">Trigger: level triggered interrupt.</div></div>
 782 <div class="ttc" id="airq__ctrl_8h_html_ab7527409c193021e65aaf4d519caea46"><div class="ttname"><a href="irq__ctrl_8h.html#ab7527409c193021e65aaf4d519caea46">IRQ_MODE_CPU_Pos</a></div><div class="ttdeci">#define IRQ_MODE_CPU_Pos</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:67</div></div>
 783 </div><!-- fragment -->
 784 </div>
 785 </div>
 786 <a id="gaa399f9169f136b3930f0d50247aa22fc" name="gaa399f9169f136b3930f0d50247aa22fc"></a>
 787 <h2 class="memtitle"><span class="permalink"><a href="#gaa399f9169f136b3930f0d50247aa22fc">&#9670;&#160;</a></span>IRQ_GetPending()</h2>
 788
 789 <div class="memitem">
 790 <div class="memproto">
 791       <table class="memname">
 792         <tr>
 793           <td class="memname">uint32_t IRQ_GetPending </td>
 794           <td>(</td>
 795           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 796           <td class="paramname"><em>irqn</em></td><td>)</td>
 797           <td></td>
 798         </tr>
 799       </table>
 800 </div><div class="memdoc">
 801
 802 <p>Get interrupt pending flag. </p>
 803 <dl class="params"><dt>Parameters</dt><dd>
 804   <table class="params">
 805     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 806   </table>
 807   </dd>
 808 </dl>
 809 <dl class="section return"><dt>Returns</dt><dd>0 - interrupt is not pending, 1 - interrupt is pending.</dd></dl>
 810 <p>This function retrieves the pending status of the interrupt identified by the irqn parameter.</p>
 811 <p>Interrupt pending status can be either not pending (0) or pending (1). Not pending status is returned for interrupts which cannot be identified by irqn.</p>
 812 <p>For Arm GIC the default implementation looks like the following example:</p>
 813 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gaa399f9169f136b3930f0d50247aa22fc">IRQ_GetPending</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 814 <div class="line">  uint32_t pending;</div>
 815 <div class="line"> </div>
 816 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 16) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 817 <div class="line">    pending = <a class="code hl_function" href="core__ca_8h.html#ab726a01df6ee9a480cc73910a06ddfb7">GIC_GetPendingIRQ</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 818 <div class="line">  } <span class="keywordflow">else</span> {</div>
 819 <div class="line">    pending = 0U;</div>
 820 <div class="line">  }</div>
 821 <div class="line"> </div>
 822 <div class="line">  <span class="keywordflow">return</span> (pending &amp; 1U);</div>
 823 <div class="line">}</div>
 824 <div class="ttc" id="acore__ca_8h_html_ab726a01df6ee9a480cc73910a06ddfb7"><div class="ttname"><a href="core__ca_8h.html#ab726a01df6ee9a480cc73910a06ddfb7">GIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get interrupt pending status from GIC's ISPENDR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1577</div></div>
 825 <div class="ttc" id="agroup__irq__ctrl__gr_html_gaa399f9169f136b3930f0d50247aa22fc"><div class="ttname"><a href="group__irq__ctrl__gr.html#gaa399f9169f136b3930f0d50247aa22fc">IRQ_GetPending</a></div><div class="ttdeci">uint32_t IRQ_GetPending(IRQn_ID_t irqn)</div><div class="ttdoc">Get interrupt pending flag.</div></div>
 826 </div><!-- fragment -->
 827 </div>
 828 </div>
 829 <a id="ga0a6a18c8fa2bc3183598439b56c507c3" name="ga0a6a18c8fa2bc3183598439b56c507c3"></a>
 830 <h2 class="memtitle"><span class="permalink"><a href="#ga0a6a18c8fa2bc3183598439b56c507c3">&#9670;&#160;</a></span>IRQ_GetPriority()</h2>
 831
 832 <div class="memitem">
 833 <div class="memproto">
 834       <table class="memname">
 835         <tr>
 836           <td class="memname">uint32_t IRQ_GetPriority </td>
 837           <td>(</td>
 838           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 839           <td class="paramname"><em>irqn</em></td><td>)</td>
 840           <td></td>
 841         </tr>
 842       </table>
 843 </div><div class="memdoc">
 844
 845 <p>Get interrupt priority. </p>
 846 <dl class="params"><dt>Parameters</dt><dd>
 847   <table class="params">
 848     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
 849   </table>
 850   </dd>
 851 </dl>
 852 <dl class="section return"><dt>Returns</dt><dd>current interrupt priority value with optional IRQ_PRIORITY_ERROR bit set.</dd></dl>
 853 <p>This function retrieves the priority of the interrupt identified by the irqn parameter.</p>
 854 <p>The valid priority value can be from zero (0) to the value of <a class="el" href="group__irq__priority__defs.html#gabaa4e91ab84dbe5f669080af6d0d81fa">IRQ_PRIORITY_Msk</a>. <a class="el" href="group__irq__priority__defs.html#ga47b19866dc05c58c6923c313b371f881">IRQ_PRIORITY_ERROR</a> bit is set in returned value for interrupts which cannot be identified by irqn.</p>
 855 <p>For Arm GIC the default implementation looks like the following example:</p>
 856 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga0a6a18c8fa2bc3183598439b56c507c3">IRQ_GetPriority</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
 857 <div class="line">  uint32_t priority;</div>
 858 <div class="line"> </div>
 859 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
 860 <div class="line">    priority = <a class="code hl_function" href="group__GIC__functions.html#ga397048004654f792649742f95bf8ae67">GIC_GetPriority</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
 861 <div class="line">  } <span class="keywordflow">else</span> {</div>
 862 <div class="line">    priority = <a class="code hl_define" href="group__irq__priority__defs.html#ga47b19866dc05c58c6923c313b371f881">IRQ_PRIORITY_ERROR</a>;</div>
 863 <div class="line">  }</div>
 864 <div class="line"> </div>
 865 <div class="line">  <span class="keywordflow">return</span> (priority);</div>
 866 <div class="line">}</div>
 867 <div class="ttc" id="agroup__GIC__functions_html_ga397048004654f792649742f95bf8ae67"><div class="ttname"><a href="group__GIC__functions.html#ga397048004654f792649742f95bf8ae67">GIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Read the current interrupt priority from GIC's IPRIORITYR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1664</div></div>
 868 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga0a6a18c8fa2bc3183598439b56c507c3"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga0a6a18c8fa2bc3183598439b56c507c3">IRQ_GetPriority</a></div><div class="ttdeci">uint32_t IRQ_GetPriority(IRQn_ID_t irqn)</div><div class="ttdoc">Get interrupt priority.</div></div>
 869 <div class="ttc" id="agroup__irq__priority__defs_html_ga47b19866dc05c58c6923c313b371f881"><div class="ttname"><a href="group__irq__priority__defs.html#ga47b19866dc05c58c6923c313b371f881">IRQ_PRIORITY_ERROR</a></div><div class="ttdeci">#define IRQ_PRIORITY_ERROR</div><div class="ttdoc">Bit indicating priority value error.</div></div>
 870 </div><!-- fragment -->
 871 </div>
 872 </div>
 873 <a id="ga061da812739bdba1e32765ed6501b83c" name="ga061da812739bdba1e32765ed6501b83c"></a>
 874 <h2 class="memtitle"><span class="permalink"><a href="#ga061da812739bdba1e32765ed6501b83c">&#9670;&#160;</a></span>IRQ_GetPriorityGroupBits()</h2>
 875
 876 <div class="memitem">
 877 <div class="memproto">
 878       <table class="memname">
 879         <tr>
 880           <td class="memname">uint32_t IRQ_GetPriorityGroupBits </td>
 881           <td>(</td>
 882           <td class="paramtype">void&#160;</td>
 883           <td class="paramname"></td><td>)</td>
 884           <td></td>
 885         </tr>
 886       </table>
 887 </div><div class="memdoc">
 888
 889 <p>Get priority grouping field split point. </p>
 890 <dl class="section return"><dt>Returns</dt><dd>current number of MSB bits included in the group priority field comparison with optional IRQ_PRIORITY_ERROR bit set.</dd></dl>
 891 <p>This function retrieves the number of MSB bits used to determine whether a pending interrupt has sufficient priority to preempt a currently active interrupt.</p>
 892 <p><a class="el" href="group__irq__priority__defs.html#ga47b19866dc05c58c6923c313b371f881">IRQ_PRIORITY_ERROR</a> value is returned when priority grouping is not supported.</p>
 893 <p>For Arm GIC the default implementation looks like the following example:</p>
 894 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga061da812739bdba1e32765ed6501b83c">IRQ_GetPriorityGroupBits</a> (<span class="keywordtype">void</span>) {</div>
 895 <div class="line">  uint32_t bp;</div>
 896 <div class="line"> </div>
 897 <div class="line">  bp = <a class="code hl_function" href="group__GIC__functions.html#gaa7046d8206ddd4696716726e68f85906">GIC_GetBinaryPoint</a>() &amp; 0x07U;</div>
 898 <div class="line"> </div>
 899 <div class="line">  <span class="keywordflow">return</span> (7U - bp);</div>
 900 <div class="line">}</div>
 901 <div class="ttc" id="agroup__GIC__functions_html_gaa7046d8206ddd4696716726e68f85906"><div class="ttname"><a href="group__GIC__functions.html#gaa7046d8206ddd4696716726e68f85906">GIC_GetBinaryPoint</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetBinaryPoint(void)</div><div class="ttdoc">Read the current group priority and subpriority split point from CPU's BPR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1696</div></div>
 902 </div><!-- fragment -->
 903 </div>
 904 </div>
 905 <a id="ga77632ae73f1ba46c4a9a0c12e6bc4869" name="ga77632ae73f1ba46c4a9a0c12e6bc4869"></a>
 906 <h2 class="memtitle"><span class="permalink"><a href="#ga77632ae73f1ba46c4a9a0c12e6bc4869">&#9670;&#160;</a></span>IRQ_GetPriorityMask()</h2>
 907
 908 <div class="memitem">
 909 <div class="memproto">
 910       <table class="memname">
 911         <tr>
 912           <td class="memname">uint32_t IRQ_GetPriorityMask </td>
 913           <td>(</td>
 914           <td class="paramtype">void&#160;</td>
 915           <td class="paramname"></td><td>)</td>
 916           <td></td>
 917         </tr>
 918       </table>
 919 </div><div class="memdoc">
 920
 921 <p>Get priority masking threshold. </p>
 922 <dl class="section return"><dt>Returns</dt><dd>current priority masking threshold value with optional IRQ_PRIORITY_ERROR bit set.</dd></dl>
 923 <p>This function retrieves the priority masking threshold for the current processor.</p>
 924 <p><a class="el" href="group__irq__priority__defs.html#ga47b19866dc05c58c6923c313b371f881">IRQ_PRIORITY_ERROR</a> value is returned if priority masking is not supported.</p>
 925 <p>For Arm GIC the default implementation looks like the following example:</p>
 926 <div class="fragment"><div class="line">uint32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga77632ae73f1ba46c4a9a0c12e6bc4869">IRQ_GetPriorityMask</a> (<span class="keywordtype">void</span>) {</div>
 927 <div class="line">  <span class="keywordflow">return</span> <a class="code hl_function" href="group__GIC__functions.html#ga2c5f9e5637560fc9d5c29d772580a728">GIC_GetInterfacePriorityMask</a>();</div>
 928 <div class="line">}</div>
 929 <div class="ttc" id="agroup__GIC__functions_html_ga2c5f9e5637560fc9d5c29d772580a728"><div class="ttname"><a href="group__GIC__functions.html#ga2c5f9e5637560fc9d5c29d772580a728">GIC_GetInterfacePriorityMask</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_GetInterfacePriorityMask(void)</div><div class="ttdoc">Read the current interrupt priority mask from CPU's PMR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1680</div></div>
 930 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga77632ae73f1ba46c4a9a0c12e6bc4869"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga77632ae73f1ba46c4a9a0c12e6bc4869">IRQ_GetPriorityMask</a></div><div class="ttdeci">uint32_t IRQ_GetPriorityMask(void)</div><div class="ttdoc">Get priority masking threshold.</div></div>
 931 </div><!-- fragment -->
 932 </div>
 933 </div>
 934 <a id="ga03ea5d5d67a89acff8a5b02286795a99" name="ga03ea5d5d67a89acff8a5b02286795a99"></a>
 935 <h2 class="memtitle"><span class="permalink"><a href="#ga03ea5d5d67a89acff8a5b02286795a99">&#9670;&#160;</a></span>IRQ_Initialize()</h2>
 936
 937 <div class="memitem">
 938 <div class="memproto">
 939       <table class="memname">
 940         <tr>
 941           <td class="memname">int32_t IRQ_Initialize </td>
 942           <td>(</td>
 943           <td class="paramtype">void&#160;</td>
 944           <td class="paramname"></td><td>)</td>
 945           <td></td>
 946         </tr>
 947       </table>
 948 </div><div class="memdoc">
 949
 950 <p>Initialize interrupt controller. </p>
 951 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
 952 <p>This function initializes interrupt controller.</p>
 953 <p>It disables all interrupt sources, clears all pending interrupts, sets interrupt priorities to highest priority and configures priority mask to lowest priority. IRQ and FIQ signal lines should be enabled and all interrupt handlers should be set to NULL.</p>
 954 <p>For Arm GIC the default implementation looks like the following example:</p>
 955 <div class="fragment"><div class="line"> </div>
 956 <div class="line"><span class="preprocessor">#ifndef IRQ_GIC_LINE_COUNT</span></div>
 957 <div class="line"><span class="preprocessor">#define IRQ_GIC_LINE_COUNT      (1020U)</span></div>
 958 <div class="line"><span class="preprocessor">#endif</span></div>
 959 <div class="line"> </div>
 960 <div class="line"><span class="keyword">static</span> IRQHandler IRQTable[IRQ_GIC_LINE_COUNT] = { 0U };</div>
 961 <div class="line"> </div>
 962 <div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga03ea5d5d67a89acff8a5b02286795a99">IRQ_Initialize</a> (<span class="keywordtype">void</span>) {</div>
 963 <div class="line">  uint32_t i;</div>
 964 <div class="line"> </div>
 965 <div class="line">  <span class="keywordflow">for</span> (i = 0U; i &lt; IRQ_GIC_LINE_COUNT; i++) {</div>
 966 <div class="line">    IRQTable[i] = (IRQHandler)NULL;</div>
 967 <div class="line">  }</div>
 968 <div class="line">  <a class="code hl_function" href="group__GIC__functions.html#ga818881f69aae3eef6eb996bee6f6c63e">GIC_Enable</a>();</div>
 969 <div class="line">  <span class="keywordflow">return</span> (0);</div>
 970 <div class="line">}</div>
 971 <div class="ttc" id="agroup__GIC__functions_html_ga818881f69aae3eef6eb996bee6f6c63e"><div class="ttname"><a href="group__GIC__functions.html#ga818881f69aae3eef6eb996bee6f6c63e">GIC_Enable</a></div><div class="ttdeci">__STATIC_INLINE void GIC_Enable(void)</div><div class="ttdoc">Initialize and enable the GIC.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1845</div></div>
 972 </div><!-- fragment -->
 973 </div>
 974 </div>
 975 <a id="gac1fcc16fb8e488d315cfa496f1d71db3" name="gac1fcc16fb8e488d315cfa496f1d71db3"></a>
 976 <h2 class="memtitle"><span class="permalink"><a href="#gac1fcc16fb8e488d315cfa496f1d71db3">&#9670;&#160;</a></span>IRQ_SetHandler()</h2>
 977
 978 <div class="memitem">
 979 <div class="memproto">
 980       <table class="memname">
 981         <tr>
 982           <td class="memname">int32_t IRQ_SetHandler </td>
 983           <td>(</td>
 984           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
 985           <td class="paramname"><em>irqn</em>, </td>
 986         </tr>
 987         <tr>
 988           <td class="paramkey"></td>
 989           <td></td>
 990           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a>&#160;</td>
 991           <td class="paramname"><em>handler</em>&#160;</td>
 992         </tr>
 993         <tr>
 994           <td></td>
 995           <td>)</td>
 996           <td></td><td></td>
 997         </tr>
 998       </table>
 999 </div><div class="memdoc">
1000
1001 <p>Register interrupt handler. </p>
1002 <dl class="params"><dt>Parameters</dt><dd>
1003   <table class="params">
1004     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
1005     <tr><td class="paramdir">[in]</td><td class="paramname">handler</td><td>interrupt handler function address </td></tr>
1006   </table>
1007   </dd>
1008 </dl>
1009 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1010 <p>This function registers address of the interrupt handler callback function corresponding to the specified interrupt ID number.</p>
1011 <p>For Arm GIC the default implementation looks like the following example:</p>
1012 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gac1fcc16fb8e488d315cfa496f1d71db3">IRQ_SetHandler</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, <a class="code hl_typedef" href="irq__ctrl_8h.html#a27589275c894aa295615df4764404b98">IRQHandler_t</a> handler) {</div>
1013 <div class="line">  int32_t status;</div>
1014 <div class="line"> </div>
1015 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
1016 <div class="line">    IRQTable[irqn] = handler;</div>
1017 <div class="line">    status =  0;</div>
1018 <div class="line">  } <span class="keywordflow">else</span> {</div>
1019 <div class="line">    status = -1;</div>
1020 <div class="line">  }</div>
1021 <div class="line"> </div>
1022 <div class="line">  <span class="keywordflow">return</span> (status);</div>
1023 <div class="line">}</div>
1024 </div><!-- fragment -->
1025 </div>
1026 </div>
1027 <a id="gab35da69354d2e515931580a1308a3a85" name="gab35da69354d2e515931580a1308a3a85"></a>
1028 <h2 class="memtitle"><span class="permalink"><a href="#gab35da69354d2e515931580a1308a3a85">&#9670;&#160;</a></span>IRQ_SetMode()</h2>
1029
1030 <div class="memitem">
1031 <div class="memproto">
1032       <table class="memname">
1033         <tr>
1034           <td class="memname">int32_t IRQ_SetMode </td>
1035           <td>(</td>
1036           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
1037           <td class="paramname"><em>irqn</em>, </td>
1038         </tr>
1039         <tr>
1040           <td class="paramkey"></td>
1041           <td></td>
1042           <td class="paramtype">uint32_t&#160;</td>
1043           <td class="paramname"><em>mode</em>&#160;</td>
1044         </tr>
1045         <tr>
1046           <td></td>
1047           <td>)</td>
1048           <td></td><td></td>
1049         </tr>
1050       </table>
1051 </div><div class="memdoc">
1052
1053 <p>Configure interrupt request mode. </p>
1054 <dl class="params"><dt>Parameters</dt><dd>
1055   <table class="params">
1056     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
1057     <tr><td class="paramdir">[in]</td><td class="paramname">mode</td><td>mode configuration </td></tr>
1058   </table>
1059   </dd>
1060 </dl>
1061 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1062 <p>This function configures the interrupt triggering mode, type, secure access and target CPUs of the interrupt (see <a class="el" href="group__irq__mode__defs.html">IRQ Mode Bit-Masks</a>) identified by the irqn parameter.</p>
1063 <p>For Arm GIC the default implementation looks like the following example:</p>
1064 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gab35da69354d2e515931580a1308a3a85">IRQ_SetMode</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, uint32_t mode) {</div>
1065 <div class="line">  int32_t status;</div>
1066 <div class="line">  uint32_t val;</div>
1067 <div class="line">  uint8_t cfg;</div>
1068 <div class="line">  uint8_t secure;</div>
1069 <div class="line">  uint8_t cpu;</div>
1070 <div class="line"> </div>
1071 <div class="line">  status = 0;</div>
1072 <div class="line"> </div>
1073 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
1074 <div class="line">    <span class="comment">// Check triggering mode</span></div>
1075 <div class="line">    val = (mode &amp; <a class="code hl_define" href="irq__ctrl_8h.html#a2fafbaf2f6da5241ad97af6c493fa218">IRQ_MODE_TRIG_Msk</a>);</div>
1076 <div class="line"> </div>
1077 <div class="line">    <span class="keywordflow">if</span> (val == <a class="code hl_define" href="group__irq__mode__defs.html#gabc31ba71612436a6ccc49342f35fec58">IRQ_MODE_TRIG_LEVEL</a>) {</div>
1078 <div class="line">      cfg = 0x00U;</div>
1079 <div class="line">    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (val == <a class="code hl_define" href="group__irq__mode__defs.html#gaa9a8e0968a4ccd57eb7544a16d05f24d">IRQ_MODE_TRIG_EDGE</a>) {</div>
1080 <div class="line">      cfg = 0x02U;</div>
1081 <div class="line">    } <span class="keywordflow">else</span> {</div>
1082 <div class="line">      status = -1;</div>
1083 <div class="line">    }</div>
1084 <div class="line"> </div>
1085 <div class="line">    <span class="comment">// Check interrupt type</span></div>
1086 <div class="line">    val = mode &amp; <a class="code hl_define" href="irq__ctrl_8h.html#a7b0581db3736a143cd582cd2457bf3cc">IRQ_MODE_TYPE_Msk</a>;</div>
1087 <div class="line"> </div>
1088 <div class="line">    <span class="keywordflow">if</span> (val != <a class="code hl_define" href="group__irq__mode__defs.html#gab0d022bbd15beb1a6578b5535d95f9cf">IRQ_MODE_TYPE_IRQ</a>) {</div>
1089 <div class="line">      status = -1;</div>
1090 <div class="line">    }</div>
1091 <div class="line"> </div>
1092 <div class="line">    <span class="comment">// Check interrupt domain</span></div>
1093 <div class="line">    val = mode &amp; <a class="code hl_define" href="irq__ctrl_8h.html#afdc87f9fda2bafac2b0399ebdb39bf3e">IRQ_MODE_DOMAIN_Msk</a>;</div>
1094 <div class="line"> </div>
1095 <div class="line">    <span class="keywordflow">if</span> (val == <a class="code hl_define" href="group__irq__mode__defs.html#ga7498851a6a7f3e2c5e087041617f5be7">IRQ_MODE_DOMAIN_NONSECURE</a>) {</div>
1096 <div class="line">      secure = 0;</div>
1097 <div class="line">    } <span class="keywordflow">else</span> {</div>
1098 <div class="line">      <span class="comment">// Check security extensions support</span></div>
1099 <div class="line">      val = <a class="code hl_function" href="group__GIC__functions.html#ga7d93d39736ef5e379e6511430ee6e75f">GIC_DistributorInfo</a>() &amp; (1UL &lt;&lt; 10U);</div>
1100 <div class="line"> </div>
1101 <div class="line">      <span class="keywordflow">if</span> (val != 0U) {</div>
1102 <div class="line">        <span class="comment">// Security extensions are supported</span></div>
1103 <div class="line">        secure = 1;</div>
1104 <div class="line">      } <span class="keywordflow">else</span> {</div>
1105 <div class="line">        status = -1;</div>
1106 <div class="line">      }</div>
1107 <div class="line">    }</div>
1108 <div class="line"> </div>
1109 <div class="line">    <span class="comment">// Check interrupt CPU targets</span></div>
1110 <div class="line">    val = mode &amp; <a class="code hl_define" href="irq__ctrl_8h.html#a96f739279c27f3e56ede4f28de4a48d8">IRQ_MODE_CPU_Msk</a>;</div>
1111 <div class="line"> </div>
1112 <div class="line">    <span class="keywordflow">if</span> (val == <a class="code hl_define" href="group__irq__mode__defs.html#gad3d0505689768247c67495b7359e147f">IRQ_MODE_CPU_ALL</a>) {</div>
1113 <div class="line">      cpu = 0xFF;</div>
1114 <div class="line">    } <span class="keywordflow">else</span> {</div>
1115 <div class="line">      cpu = val &gt;&gt; <a class="code hl_define" href="irq__ctrl_8h.html#ab7527409c193021e65aaf4d519caea46">IRQ_MODE_CPU_Pos</a>;</div>
1116 <div class="line">    }</div>
1117 <div class="line"> </div>
1118 <div class="line">    <span class="comment">// Apply configuration if no mode error</span></div>
1119 <div class="line">    <span class="keywordflow">if</span> (status == 0) {</div>
1120 <div class="line">      <a class="code hl_function" href="core__ca_8h.html#a5dffcd04b18d2c3ee5a410e185ce5108">GIC_SetConfiguration</a>((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn, cfg);</div>
1121 <div class="line">      <a class="code hl_function" href="group__GIC__functions.html#gae86bba705d0d4ef812b84d29d7b3ca2b">GIC_SetTarget</a>       ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn, cpu);</div>
1122 <div class="line"> </div>
1123 <div class="line">      <span class="keywordflow">if</span> (secure != 0U) {</div>
1124 <div class="line">        <a class="code hl_function" href="core__ca_8h.html#ab875d63dc51a75149802945bb00e2695">GIC_SetGroup</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn, secure);</div>
1125 <div class="line">      }</div>
1126 <div class="line">    }</div>
1127 <div class="line">  }</div>
1128 <div class="line"> </div>
1129 <div class="line">  <span class="keywordflow">return</span> (status);</div>
1130 <div class="line">}</div>
1131 <div class="ttc" id="acore__ca_8h_html_a5dffcd04b18d2c3ee5a410e185ce5108"><div class="ttname"><a href="core__ca_8h.html#a5dffcd04b18d2c3ee5a410e185ce5108">GIC_SetConfiguration</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetConfiguration(IRQn_Type IRQn, uint32_t int_config)</div><div class="ttdoc">Sets the interrupt configuration using GIC's ICFGR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1629</div></div>
1132 <div class="ttc" id="acore__ca_8h_html_ab875d63dc51a75149802945bb00e2695"><div class="ttname"><a href="core__ca_8h.html#ab875d63dc51a75149802945bb00e2695">GIC_SetGroup</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetGroup(IRQn_Type IRQn, uint32_t group)</div><div class="ttdoc">Set the interrupt group from the GIC's IGROUPR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1745</div></div>
1133 <div class="ttc" id="agroup__GIC__functions_html_ga7d93d39736ef5e379e6511430ee6e75f"><div class="ttname"><a href="group__GIC__functions.html#ga7d93d39736ef5e379e6511430ee6e75f">GIC_DistributorInfo</a></div><div class="ttdeci">__STATIC_INLINE uint32_t GIC_DistributorInfo(void)</div><div class="ttdoc">Read the GIC's TYPER register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1486</div></div>
1134 <div class="ttc" id="agroup__GIC__functions_html_gae86bba705d0d4ef812b84d29d7b3ca2b"><div class="ttname"><a href="group__GIC__functions.html#gae86bba705d0d4ef812b84d29d7b3ca2b">GIC_SetTarget</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetTarget(IRQn_Type IRQn, uint32_t cpu_target)</div><div class="ttdoc">Sets the GIC's ITARGETSR register for the given interrupt.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1503</div></div>
1135 <div class="ttc" id="agroup__irq__mode__defs_html_ga7498851a6a7f3e2c5e087041617f5be7"><div class="ttname"><a href="group__irq__mode__defs.html#ga7498851a6a7f3e2c5e087041617f5be7">IRQ_MODE_DOMAIN_NONSECURE</a></div><div class="ttdeci">#define IRQ_MODE_DOMAIN_NONSECURE</div><div class="ttdoc">Domain: interrupt is targeting non-secure domain.</div></div>
1136 <div class="ttc" id="agroup__irq__mode__defs_html_gad3d0505689768247c67495b7359e147f"><div class="ttname"><a href="group__irq__mode__defs.html#gad3d0505689768247c67495b7359e147f">IRQ_MODE_CPU_ALL</a></div><div class="ttdeci">#define IRQ_MODE_CPU_ALL</div><div class="ttdoc">CPU: interrupt targets all CPUs.</div></div>
1137 <div class="ttc" id="airq__ctrl_8h_html_a2fafbaf2f6da5241ad97af6c493fa218"><div class="ttname"><a href="irq__ctrl_8h.html#a2fafbaf2f6da5241ad97af6c493fa218">IRQ_MODE_TRIG_Msk</a></div><div class="ttdeci">#define IRQ_MODE_TRIG_Msk</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:48</div></div>
1138 <div class="ttc" id="airq__ctrl_8h_html_a7b0581db3736a143cd582cd2457bf3cc"><div class="ttname"><a href="irq__ctrl_8h.html#a7b0581db3736a143cd582cd2457bf3cc">IRQ_MODE_TYPE_Msk</a></div><div class="ttdeci">#define IRQ_MODE_TYPE_Msk</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:58</div></div>
1139 <div class="ttc" id="airq__ctrl_8h_html_a96f739279c27f3e56ede4f28de4a48d8"><div class="ttname"><a href="irq__ctrl_8h.html#a96f739279c27f3e56ede4f28de4a48d8">IRQ_MODE_CPU_Msk</a></div><div class="ttdeci">#define IRQ_MODE_CPU_Msk</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:68</div></div>
1140 <div class="ttc" id="airq__ctrl_8h_html_afdc87f9fda2bafac2b0399ebdb39bf3e"><div class="ttname"><a href="irq__ctrl_8h.html#afdc87f9fda2bafac2b0399ebdb39bf3e">IRQ_MODE_DOMAIN_Msk</a></div><div class="ttdeci">#define IRQ_MODE_DOMAIN_Msk</div><div class="ttdef"><b>Definition:</b> irq_ctrl.h:63</div></div>
1141 </div><!-- fragment -->
1142 </div>
1143 </div>
1144 <a id="ga88aedf1dee1061783e6c05c535e7b6c4" name="ga88aedf1dee1061783e6c05c535e7b6c4"></a>
1145 <h2 class="memtitle"><span class="permalink"><a href="#ga88aedf1dee1061783e6c05c535e7b6c4">&#9670;&#160;</a></span>IRQ_SetPending()</h2>
1146
1147 <div class="memitem">
1148 <div class="memproto">
1149       <table class="memname">
1150         <tr>
1151           <td class="memname">int32_t IRQ_SetPending </td>
1152           <td>(</td>
1153           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
1154           <td class="paramname"><em>irqn</em></td><td>)</td>
1155           <td></td>
1156         </tr>
1157       </table>
1158 </div><div class="memdoc">
1159
1160 <p>Set interrupt pending flag. </p>
1161 <dl class="params"><dt>Parameters</dt><dd>
1162   <table class="params">
1163     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
1164   </table>
1165   </dd>
1166 </dl>
1167 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1168 <p>This function sets the pending status of the interrupt identified by the irqn parameter.</p>
1169 <p>For Arm GIC the default implementation looks like the following example:</p>
1170 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#ga88aedf1dee1061783e6c05c535e7b6c4">IRQ_SetPending</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn) {</div>
1171 <div class="line">  int32_t status;</div>
1172 <div class="line"> </div>
1173 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
1174 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#ga18fbddf7f3594df141c97f61a71da47c">GIC_SetPendingIRQ</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn);</div>
1175 <div class="line">    status = 0;</div>
1176 <div class="line">  } <span class="keywordflow">else</span> {</div>
1177 <div class="line">    status = -1;</div>
1178 <div class="line">  }</div>
1179 <div class="line"> </div>
1180 <div class="line">  <span class="keywordflow">return</span> (status);</div>
1181 <div class="line">}</div>
1182 <div class="ttc" id="agroup__GIC__functions_html_ga18fbddf7f3594df141c97f61a71da47c"><div class="ttname"><a href="group__GIC__functions.html#ga18fbddf7f3594df141c97f61a71da47c">GIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Sets the given interrupt as pending using GIC's ISPENDR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1600</div></div>
1183 </div><!-- fragment -->
1184 </div>
1185 </div>
1186 <a id="gaa90aed20ac94420fff4bbbf55c12d4c2" name="gaa90aed20ac94420fff4bbbf55c12d4c2"></a>
1187 <h2 class="memtitle"><span class="permalink"><a href="#gaa90aed20ac94420fff4bbbf55c12d4c2">&#9670;&#160;</a></span>IRQ_SetPriority()</h2>
1188
1189 <div class="memitem">
1190 <div class="memproto">
1191       <table class="memname">
1192         <tr>
1193           <td class="memname">int32_t IRQ_SetPriority </td>
1194           <td>(</td>
1195           <td class="paramtype"><a class="el" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a>&#160;</td>
1196           <td class="paramname"><em>irqn</em>, </td>
1197         </tr>
1198         <tr>
1199           <td class="paramkey"></td>
1200           <td></td>
1201           <td class="paramtype">uint32_t&#160;</td>
1202           <td class="paramname"><em>priority</em>&#160;</td>
1203         </tr>
1204         <tr>
1205           <td></td>
1206           <td>)</td>
1207           <td></td><td></td>
1208         </tr>
1209       </table>
1210 </div><div class="memdoc">
1211
1212 <p>Set interrupt priority value. </p>
1213 <dl class="params"><dt>Parameters</dt><dd>
1214   <table class="params">
1215     <tr><td class="paramdir">[in]</td><td class="paramname">irqn</td><td>interrupt ID number </td></tr>
1216     <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>interrupt priority value </td></tr>
1217   </table>
1218   </dd>
1219 </dl>
1220 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1221 <p>This function sets the priority of the interrupt identified by the irqn parameter.</p>
1222 <p>Higher priority numbers have lower priority. The highest interrupt priority has priority value 0, while the lowest value depends on the number of implemented priority levels.</p>
1223 <p>The number of implemented priority bits can be determined by setting value <a class="el" href="group__irq__priority__defs.html#gabaa4e91ab84dbe5f669080af6d0d81fa">IRQ_PRIORITY_Msk</a> to arbitrary irqn and by retrieving the actual stored value with IRQ_GetPriority function.</p>
1224 <p>For Arm GIC the default implementation looks like the following example:</p>
1225 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gaa90aed20ac94420fff4bbbf55c12d4c2">IRQ_SetPriority</a> (<a class="code hl_typedef" href="irq__ctrl_8h.html#ac62964c04a7fed2c84aeea9e34f415e2">IRQn_ID_t</a> irqn, uint32_t priority) {</div>
1226 <div class="line">  int32_t status;</div>
1227 <div class="line"> </div>
1228 <div class="line">  <span class="keywordflow">if</span> ((irqn &gt;= 0) &amp;&amp; (irqn &lt; IRQ_GIC_LINE_COUNT)) {</div>
1229 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#ga27b9862b58290276851ec669cabf0f71">GIC_SetPriority</a> ((<a class="code hl_enumeration" href="group__irq__ctrl__gr.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>)irqn, priority);</div>
1230 <div class="line">    status = 0;</div>
1231 <div class="line">  } <span class="keywordflow">else</span> {</div>
1232 <div class="line">    status = -1;</div>
1233 <div class="line">  }</div>
1234 <div class="line"> </div>
1235 <div class="line">  <span class="keywordflow">return</span> (status);</div>
1236 <div class="line">}</div>
1237 <div class="ttc" id="agroup__GIC__functions_html_ga27b9862b58290276851ec669cabf0f71"><div class="ttname"><a href="group__GIC__functions.html#ga27b9862b58290276851ec669cabf0f71">GIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set the priority for the given interrupt in the GIC's IPRIORITYR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1655</div></div>
1238 </div><!-- fragment -->
1239 </div>
1240 </div>
1241 <a id="gabaa4074988ea9e30523f7ed5a86953c2" name="gabaa4074988ea9e30523f7ed5a86953c2"></a>
1242 <h2 class="memtitle"><span class="permalink"><a href="#gabaa4074988ea9e30523f7ed5a86953c2">&#9670;&#160;</a></span>IRQ_SetPriorityGroupBits()</h2>
1243
1244 <div class="memitem">
1245 <div class="memproto">
1246       <table class="memname">
1247         <tr>
1248           <td class="memname">int32_t IRQ_SetPriorityGroupBits </td>
1249           <td>(</td>
1250           <td class="paramtype">uint32_t&#160;</td>
1251           <td class="paramname"><em>bits</em></td><td>)</td>
1252           <td></td>
1253         </tr>
1254       </table>
1255 </div><div class="memdoc">
1256
1257 <p>Set priority grouping field split point. </p>
1258 <dl class="params"><dt>Parameters</dt><dd>
1259   <table class="params">
1260     <tr><td class="paramdir">[in]</td><td class="paramname">bits</td><td>number of MSB bits included in the group priority field comparison </td></tr>
1261   </table>
1262   </dd>
1263 </dl>
1264 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1265 <p>This function sets the number of MSB priority bits used to determine whether a pending interrupt has sufficient priority to preempt a currently active interrupt.</p>
1266 <p>The number of implemented group priority bits can be determined by setting value <a class="el" href="group__irq__priority__defs.html#gabaa4e91ab84dbe5f669080af6d0d81fa">IRQ_PRIORITY_Msk</a> and by retrieving the actual stored value with <a class="el" href="group__irq__ctrl__gr.html#ga061da812739bdba1e32765ed6501b83c">IRQ_GetPriorityGroupBits</a> function. Function returns error status -1 if priority grouping is not supported.</p>
1267 <p>For Arm GIC the default implementation looks like the following example:</p>
1268 <div class="fragment"><div class="line">int32_t <a class="code hl_function" href="group__irq__ctrl__gr.html#gabaa4074988ea9e30523f7ed5a86953c2">IRQ_SetPriorityGroupBits</a> (uint32_t bits) {</div>
1269 <div class="line">  int32_t status;</div>
1270 <div class="line"> </div>
1271 <div class="line">  <span class="keywordflow">if</span> (bits == <a class="code hl_define" href="group__irq__priority__defs.html#gabaa4e91ab84dbe5f669080af6d0d81fa">IRQ_PRIORITY_Msk</a>) {</div>
1272 <div class="line">    bits = 7U;</div>
1273 <div class="line">  }</div>
1274 <div class="line"> </div>
1275 <div class="line">  <span class="keywordflow">if</span> (bits &lt; 8U) {</div>
1276 <div class="line">    <a class="code hl_function" href="group__GIC__functions.html#ga5dfedeb5403656a77e0fef4e1cc2c0c6">GIC_SetBinaryPoint</a> (7U - bits);</div>
1277 <div class="line">    status = 0;</div>
1278 <div class="line">  } <span class="keywordflow">else</span> {</div>
1279 <div class="line">    status = -1;</div>
1280 <div class="line">  }</div>
1281 <div class="line"> </div>
1282 <div class="line">  <span class="keywordflow">return</span> (status);</div>
1283 <div class="line">}</div>
1284 <div class="ttc" id="agroup__GIC__functions_html_ga5dfedeb5403656a77e0fef4e1cc2c0c6"><div class="ttname"><a href="group__GIC__functions.html#ga5dfedeb5403656a77e0fef4e1cc2c0c6">GIC_SetBinaryPoint</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetBinaryPoint(uint32_t binary_point)</div><div class="ttdoc">Configures the group priority and subpriority split point using CPU's BPR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1688</div></div>
1285 <div class="ttc" id="agroup__irq__ctrl__gr_html_gabaa4074988ea9e30523f7ed5a86953c2"><div class="ttname"><a href="group__irq__ctrl__gr.html#gabaa4074988ea9e30523f7ed5a86953c2">IRQ_SetPriorityGroupBits</a></div><div class="ttdeci">int32_t IRQ_SetPriorityGroupBits(uint32_t bits)</div><div class="ttdoc">Set priority grouping field split point.</div></div>
1286 <div class="ttc" id="agroup__irq__priority__defs_html_gabaa4e91ab84dbe5f669080af6d0d81fa"><div class="ttname"><a href="group__irq__priority__defs.html#gabaa4e91ab84dbe5f669080af6d0d81fa">IRQ_PRIORITY_Msk</a></div><div class="ttdeci">#define IRQ_PRIORITY_Msk</div><div class="ttdoc">Interrupt priority value bit-mask.</div></div>
1287 </div><!-- fragment -->
1288 </div>
1289 </div>
1290 <a id="ga3a79888f72bd1db45f0b9a59dbaa2337" name="ga3a79888f72bd1db45f0b9a59dbaa2337"></a>
1291 <h2 class="memtitle"><span class="permalink"><a href="#ga3a79888f72bd1db45f0b9a59dbaa2337">&#9670;&#160;</a></span>IRQ_SetPriorityMask()</h2>
1292
1293 <div class="memitem">
1294 <div class="memproto">
1295       <table class="memname">
1296         <tr>
1297           <td class="memname">int32_t IRQ_SetPriorityMask </td>
1298           <td>(</td>
1299           <td class="paramtype">uint32_t&#160;</td>
1300           <td class="paramname"><em>priority</em></td><td>)</td>
1301           <td></td>
1302         </tr>
1303       </table>
1304 </div><div class="memdoc">
1305
1306 <p>Set priority masking threshold. </p>
1307 <dl class="params"><dt>Parameters</dt><dd>
1308   <table class="params">
1309     <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>priority masking threshold value </td></tr>
1310   </table>
1311   </dd>
1312 </dl>
1313 <dl class="section return"><dt>Returns</dt><dd>0 on success, -1 on error.</dd></dl>
1314 <p>This function sets the priority masking threshold for the current processor.</p>
1315 <p>It ensures that only interrupts with a higher priority than priority threshold value are signaled to the target processor. Function returns error status -1 if priority masking is not supported.</p>
1316 <p>For Arm GIC the default implementation looks like the following example:</p>
1317 <div class="fragment"><div class="line"><a class="code hl_function" href="group__irq__ctrl__gr.html#ga3a79888f72bd1db45f0b9a59dbaa2337">IRQ_SetPriorityMask</a> (uint32_t priority) {</div>
1318 <div class="line">  <a class="code hl_function" href="group__GIC__functions.html#gaa5eb0e76dbc89596e1ce47ddb9edc4a0">GIC_SetInterfacePriorityMask</a> (priority);</div>
1319 <div class="line">  <span class="keywordflow">return</span> (0);</div>
1320 <div class="line">}</div>
1321 <div class="ttc" id="agroup__GIC__functions_html_gaa5eb0e76dbc89596e1ce47ddb9edc4a0"><div class="ttname"><a href="group__GIC__functions.html#gaa5eb0e76dbc89596e1ce47ddb9edc4a0">GIC_SetInterfacePriorityMask</a></div><div class="ttdeci">__STATIC_INLINE void GIC_SetInterfacePriorityMask(uint32_t priority)</div><div class="ttdoc">Set the interrupt priority mask using CPU's PMR register.</div><div class="ttdef"><b>Definition:</b> core_ca.h:1672</div></div>
1322 <div class="ttc" id="agroup__irq__ctrl__gr_html_ga3a79888f72bd1db45f0b9a59dbaa2337"><div class="ttname"><a href="group__irq__ctrl__gr.html#ga3a79888f72bd1db45f0b9a59dbaa2337">IRQ_SetPriorityMask</a></div><div class="ttdeci">int32_t IRQ_SetPriorityMask(uint32_t priority)</div><div class="ttdoc">Set priority masking threshold.</div></div>
1323 </div><!-- fragment -->
1324 </div>
1325 </div>
1326 </div><!-- contents -->
1327 </div><!-- doc-content -->
1328 <!-- start footer part -->
1329 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
1330   <ul>
1331     <li class="footer">
1332       <script type="text/javascript">
1333         <!--
1334         writeFooter.call(this);
1335         //-->
1336       </script>
1337     </li>
1338   </ul>
1339 </div>
1340 </body>
1341 </html>