1 <!-- HTML header for doxygen 1.9.6-->
2 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
3 <html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
5 <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
6 <meta http-equiv="X-UA-Compatible" content="IE=11"/>
7 <meta name="viewport" content="width=device-width, initial-scale=1"/>
8 <title>CMSIS-Core (Cortex-A): ACTLR Bits</title>
9 <link href="doxygen.css" rel="stylesheet" type="text/css" />
10 <script type="text/javascript" src="jquery.js"></script>
11 <script type="text/javascript" src="dynsections.js"></script>
12 <script type="text/javascript" src="tabs.js"></script>
13 <script type="text/javascript" src="footer.js"></script>
14 <script type="text/javascript" src="navtree.js"></script>
15 <link href="navtree.css" rel="stylesheet" type="text/css"/>
16 <script type="text/javascript" src="resize.js"></script>
17 <script type="text/javascript" src="navtreedata.js"></script>
18 <script type="text/javascript" src="navtree.js"></script>
19 <link href="search/search.css" rel="stylesheet" type="text/css"/>
20 <script type="text/javascript" src="search/searchdata.js"></script>
21 <script type="text/javascript" src="search/search.js"></script>
22 <script type="text/javascript">
23 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
24 $(document).ready(function() { init_search(); });
27 <script type="text/javascript" src="darkmode_toggle.js"></script>
28 <link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
29 <link href="extra_navtree.css" rel="stylesheet" type="text/css"/>
30 <link href="extra_search.css" rel="stylesheet" type="text/css"/>
31 <link href="extra_tabs.css" rel="stylesheet" type="text/css"/>
32 <link href="version.css" rel="stylesheet" type="text/css"/>
33 <script type="text/javascript" src="../../version.js"></script>
36 <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
38 <table cellspacing="0" cellpadding="0">
40 <tr style="height: 55px;">
41 <td id="projectlogo" style="padding: 1.5em;"><img alt="Logo" src="cmsis_logo_white_small.png"/></td>
42 <td style="padding-left: 1em; padding-bottom: 1em;padding-top: 1em;">
43 <div id="projectname">CMSIS-Core (Cortex-A)
44  <span id="projectnumber"><script type="text/javascript">
46 writeHeader.call(this);
47 writeVersionDropdown.call(this, "CMSIS-Core (Cortex-A)");
52 <div id="projectbrief">CMSIS-Core support for Cortex-A processor-based devices</div>
54 <td> <div id="MSearchBox" class="MSearchBoxInactive">
56 <span id="MSearchSelect" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"> </span>
57 <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
58 onfocus="searchBox.OnSearchFieldFocus(true)"
59 onblur="searchBox.OnSearchFieldFocus(false)"
60 onkeyup="searchBox.OnSearchFieldChange(event)"/>
61 </span><span class="right">
62 <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
66 <!--END !PROJECT_NAME-->
71 <!-- end header part -->
72 <div id="CMSISnav" class="tabs1">
74 <script type="text/javascript">
75 writeComponentTabs.call(this);
79 <script type="text/javascript">
80 writeSubComponentTabs.call(this);
82 <!-- Generated by Doxygen 1.9.6 -->
83 <script type="text/javascript">
84 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
85 var searchBox = new SearchBox("searchBox", "search/",'.html');
89 <div id="side-nav" class="ui-resizable side-nav-resizable">
91 <div id="nav-tree-contents">
92 <div id="nav-sync" class="sync"></div>
95 <div id="splitbar" style="-moz-user-select:none;"
96 class="ui-resizable-handle">
99 <script type="text/javascript">
100 /* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&dn=expat.txt MIT */
101 $(document).ready(function(){initNavTree('group__CMSIS__DFSR__BITS.html',''); initResizable(); });
104 <div id="doc-content">
105 <!-- window showing the filter options -->
106 <div id="MSearchSelectWindow"
107 onmouseover="return searchBox.OnSearchSelectShow()"
108 onmouseout="return searchBox.OnSearchSelectHide()"
109 onkeydown="return searchBox.OnSearchSelectKey(event)">
112 <!-- iframe showing the search results (closed by default) -->
113 <div id="MSearchResultsWindow">
114 <div id="MSearchResults">
117 <div id="SRResults"></div>
118 <div class="SRStatus" id="Loading">Loading...</div>
119 <div class="SRStatus" id="Searching">Searching...</div>
120 <div class="SRStatus" id="NoMatches">No Matches</div>
127 <div class="summary">
128 <a href="#define-members">Macros</a> </div>
129 <div class="headertitle"><div class="title">ACTLR Bits<div class="ingroups"><a class="el" href="group__CMSIS__core__register.html">Core Register Access</a> » <a class="el" href="group__CMSIS__DFSR.html">Data Fault Status Register (DFSR)</a></div></div></div>
131 <div class="contents">
133 <p>Bit position and mask macros.
134 <a href="#details">More...</a></p>
135 <table class="memberdecls">
136 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
137 Macros</h2></td></tr>
138 <tr class="memitem:gac1c7d8f30e77bd1fe395d6e9a5a63a3e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gac1c7d8f30e77bd1fe395d6e9a5a63a3e">DFSR_CM_Pos</a>   13U</td></tr>
139 <tr class="memdesc:gac1c7d8f30e77bd1fe395d6e9a5a63a3e"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: CM Position. <br /></td></tr>
140 <tr class="separator:gac1c7d8f30e77bd1fe395d6e9a5a63a3e"><td class="memSeparator" colspan="2"> </td></tr>
141 <tr class="memitem:ga91cf285dc43beda62ae72f043e83238c"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga91cf285dc43beda62ae72f043e83238c">DFSR_CM_Msk</a>   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gac1c7d8f30e77bd1fe395d6e9a5a63a3e">DFSR_CM_Pos</a>)</td></tr>
142 <tr class="memdesc:ga91cf285dc43beda62ae72f043e83238c"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: CM Mask. <br /></td></tr>
143 <tr class="separator:ga91cf285dc43beda62ae72f043e83238c"><td class="memSeparator" colspan="2"> </td></tr>
144 <tr class="memitem:ga8cc8dcb1b3a971a13b0575bf9083acf5"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga8cc8dcb1b3a971a13b0575bf9083acf5">DFSR_Ext_Pos</a>   12U</td></tr>
145 <tr class="memdesc:ga8cc8dcb1b3a971a13b0575bf9083acf5"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: Ext Position. <br /></td></tr>
146 <tr class="separator:ga8cc8dcb1b3a971a13b0575bf9083acf5"><td class="memSeparator" colspan="2"> </td></tr>
147 <tr class="memitem:gad3a97b4eb87f45df8ae539e59592f21b"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gad3a97b4eb87f45df8ae539e59592f21b">DFSR_Ext_Msk</a>   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga8cc8dcb1b3a971a13b0575bf9083acf5">DFSR_Ext_Pos</a>)</td></tr>
148 <tr class="memdesc:gad3a97b4eb87f45df8ae539e59592f21b"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: Ext Mask. <br /></td></tr>
149 <tr class="separator:gad3a97b4eb87f45df8ae539e59592f21b"><td class="memSeparator" colspan="2"> </td></tr>
150 <tr class="memitem:ga410420633e9ba47cdd1ae2d3df146866"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga410420633e9ba47cdd1ae2d3df146866">DFSR_WnR_Pos</a>   11U</td></tr>
151 <tr class="memdesc:ga410420633e9ba47cdd1ae2d3df146866"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: WnR Position. <br /></td></tr>
152 <tr class="separator:ga410420633e9ba47cdd1ae2d3df146866"><td class="memSeparator" colspan="2"> </td></tr>
153 <tr class="memitem:gabfbf482895e7620fe6727b54378c0f2a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gabfbf482895e7620fe6727b54378c0f2a">DFSR_WnR_Msk</a>   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga410420633e9ba47cdd1ae2d3df146866">DFSR_WnR_Pos</a>)</td></tr>
154 <tr class="memdesc:gabfbf482895e7620fe6727b54378c0f2a"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: WnR Mask. <br /></td></tr>
155 <tr class="separator:gabfbf482895e7620fe6727b54378c0f2a"><td class="memSeparator" colspan="2"> </td></tr>
156 <tr class="memitem:ga10f7b48c4f128c9be07c377bb60cfa7a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga10f7b48c4f128c9be07c377bb60cfa7a">DFSR_LPAE_Pos</a>   9U</td></tr>
157 <tr class="memdesc:ga10f7b48c4f128c9be07c377bb60cfa7a"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: LPAE Position. <br /></td></tr>
158 <tr class="separator:ga10f7b48c4f128c9be07c377bb60cfa7a"><td class="memSeparator" colspan="2"> </td></tr>
159 <tr class="memitem:ga104bfa1e333340616fdbdc804948276f"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga104bfa1e333340616fdbdc804948276f">DFSR_LPAE_Msk</a>   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga10f7b48c4f128c9be07c377bb60cfa7a">DFSR_LPAE_Pos</a>)</td></tr>
160 <tr class="memdesc:ga104bfa1e333340616fdbdc804948276f"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: LPAE Mask. <br /></td></tr>
161 <tr class="separator:ga104bfa1e333340616fdbdc804948276f"><td class="memSeparator" colspan="2"> </td></tr>
162 <tr class="memitem:ga3faee10970931cadf7ff16069ce65a1a"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga3faee10970931cadf7ff16069ce65a1a">DFSR_FS1_Pos</a>   10U</td></tr>
163 <tr class="memdesc:ga3faee10970931cadf7ff16069ce65a1a"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: FS1 Position. <br /></td></tr>
164 <tr class="separator:ga3faee10970931cadf7ff16069ce65a1a"><td class="memSeparator" colspan="2"> </td></tr>
165 <tr class="memitem:ga6540a3ca5b2dcf8f81bb37fbdbe9d746"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga6540a3ca5b2dcf8f81bb37fbdbe9d746">DFSR_FS1_Msk</a>   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga3faee10970931cadf7ff16069ce65a1a">DFSR_FS1_Pos</a>)</td></tr>
166 <tr class="memdesc:ga6540a3ca5b2dcf8f81bb37fbdbe9d746"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: FS1 Mask. <br /></td></tr>
167 <tr class="separator:ga6540a3ca5b2dcf8f81bb37fbdbe9d746"><td class="memSeparator" colspan="2"> </td></tr>
168 <tr class="memitem:gac5a7afc43963dbc429792fb5a1569e15"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gac5a7afc43963dbc429792fb5a1569e15">DFSR_Domain_Pos</a>   4U</td></tr>
169 <tr class="memdesc:gac5a7afc43963dbc429792fb5a1569e15"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: Domain Position. <br /></td></tr>
170 <tr class="separator:gac5a7afc43963dbc429792fb5a1569e15"><td class="memSeparator" colspan="2"> </td></tr>
171 <tr class="memitem:ga59949776e069a5af7231ef63156f17cf"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga59949776e069a5af7231ef63156f17cf">DFSR_Domain_Msk</a>   (0xFUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gac5a7afc43963dbc429792fb5a1569e15">DFSR_Domain_Pos</a>)</td></tr>
172 <tr class="memdesc:ga59949776e069a5af7231ef63156f17cf"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: Domain Mask. <br /></td></tr>
173 <tr class="separator:ga59949776e069a5af7231ef63156f17cf"><td class="memSeparator" colspan="2"> </td></tr>
174 <tr class="memitem:gae5d9bc62e71693bd9dc2a84bb4c82082"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gae5d9bc62e71693bd9dc2a84bb4c82082">DFSR_FS0_Pos</a>   0U</td></tr>
175 <tr class="memdesc:gae5d9bc62e71693bd9dc2a84bb4c82082"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: FS0 Position. <br /></td></tr>
176 <tr class="separator:gae5d9bc62e71693bd9dc2a84bb4c82082"><td class="memSeparator" colspan="2"> </td></tr>
177 <tr class="memitem:ga23b688e81c0378b5cd75acb53896bb5e"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga23b688e81c0378b5cd75acb53896bb5e">DFSR_FS0_Msk</a>   (0xFUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gae5d9bc62e71693bd9dc2a84bb4c82082">DFSR_FS0_Pos</a>)</td></tr>
178 <tr class="memdesc:ga23b688e81c0378b5cd75acb53896bb5e"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: FS0 Mask. <br /></td></tr>
179 <tr class="separator:ga23b688e81c0378b5cd75acb53896bb5e"><td class="memSeparator" colspan="2"> </td></tr>
180 <tr class="memitem:gacb6fae1908b12c4900e2cdcc320c6c11"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#gacb6fae1908b12c4900e2cdcc320c6c11">DFSR_STATUS_Pos</a>   0U</td></tr>
181 <tr class="memdesc:gacb6fae1908b12c4900e2cdcc320c6c11"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: STATUS Position. <br /></td></tr>
182 <tr class="separator:gacb6fae1908b12c4900e2cdcc320c6c11"><td class="memSeparator" colspan="2"> </td></tr>
183 <tr class="memitem:ga7541052737038d737fd9fe00b9815140"><td class="memItemLeft" align="right" valign="top">#define </td><td class="memItemRight" valign="bottom"><a class="el" href="group__CMSIS__DFSR__BITS.html#ga7541052737038d737fd9fe00b9815140">DFSR_STATUS_Msk</a>   (0x3FUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gacb6fae1908b12c4900e2cdcc320c6c11">DFSR_STATUS_Pos</a>)</td></tr>
184 <tr class="memdesc:ga7541052737038d737fd9fe00b9815140"><td class="mdescLeft"> </td><td class="mdescRight">DFSR: STATUS Mask. <br /></td></tr>
185 <tr class="separator:ga7541052737038d737fd9fe00b9815140"><td class="memSeparator" colspan="2"> </td></tr>
187 <a name="details" id="details"></a><h2 class="groupheader">Description</h2>
188 <p>Bit position and mask macros. </p>
189 <h2 class="groupheader">Macro Definition Documentation</h2>
190 <a id="ga91cf285dc43beda62ae72f043e83238c" name="ga91cf285dc43beda62ae72f043e83238c"></a>
191 <h2 class="memtitle"><span class="permalink"><a href="#ga91cf285dc43beda62ae72f043e83238c">◆ </a></span>DFSR_CM_Msk</h2>
193 <div class="memitem">
194 <div class="memproto">
195 <table class="memname">
197 <td class="memname">#define DFSR_CM_Msk   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gac1c7d8f30e77bd1fe395d6e9a5a63a3e">DFSR_CM_Pos</a>)</td>
200 </div><div class="memdoc">
202 <p>DFSR: CM Mask. </p>
206 <a id="gac1c7d8f30e77bd1fe395d6e9a5a63a3e" name="gac1c7d8f30e77bd1fe395d6e9a5a63a3e"></a>
207 <h2 class="memtitle"><span class="permalink"><a href="#gac1c7d8f30e77bd1fe395d6e9a5a63a3e">◆ </a></span>DFSR_CM_Pos</h2>
209 <div class="memitem">
210 <div class="memproto">
211 <table class="memname">
213 <td class="memname">#define DFSR_CM_Pos   13U</td>
216 </div><div class="memdoc">
218 <p>DFSR: CM Position. </p>
222 <a id="ga59949776e069a5af7231ef63156f17cf" name="ga59949776e069a5af7231ef63156f17cf"></a>
223 <h2 class="memtitle"><span class="permalink"><a href="#ga59949776e069a5af7231ef63156f17cf">◆ </a></span>DFSR_Domain_Msk</h2>
225 <div class="memitem">
226 <div class="memproto">
227 <table class="memname">
229 <td class="memname">#define DFSR_Domain_Msk   (0xFUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gac5a7afc43963dbc429792fb5a1569e15">DFSR_Domain_Pos</a>)</td>
232 </div><div class="memdoc">
234 <p>DFSR: Domain Mask. </p>
238 <a id="gac5a7afc43963dbc429792fb5a1569e15" name="gac5a7afc43963dbc429792fb5a1569e15"></a>
239 <h2 class="memtitle"><span class="permalink"><a href="#gac5a7afc43963dbc429792fb5a1569e15">◆ </a></span>DFSR_Domain_Pos</h2>
241 <div class="memitem">
242 <div class="memproto">
243 <table class="memname">
245 <td class="memname">#define DFSR_Domain_Pos   4U</td>
248 </div><div class="memdoc">
250 <p>DFSR: Domain Position. </p>
254 <a id="gad3a97b4eb87f45df8ae539e59592f21b" name="gad3a97b4eb87f45df8ae539e59592f21b"></a>
255 <h2 class="memtitle"><span class="permalink"><a href="#gad3a97b4eb87f45df8ae539e59592f21b">◆ </a></span>DFSR_Ext_Msk</h2>
257 <div class="memitem">
258 <div class="memproto">
259 <table class="memname">
261 <td class="memname">#define DFSR_Ext_Msk   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga8cc8dcb1b3a971a13b0575bf9083acf5">DFSR_Ext_Pos</a>)</td>
264 </div><div class="memdoc">
266 <p>DFSR: Ext Mask. </p>
270 <a id="ga8cc8dcb1b3a971a13b0575bf9083acf5" name="ga8cc8dcb1b3a971a13b0575bf9083acf5"></a>
271 <h2 class="memtitle"><span class="permalink"><a href="#ga8cc8dcb1b3a971a13b0575bf9083acf5">◆ </a></span>DFSR_Ext_Pos</h2>
273 <div class="memitem">
274 <div class="memproto">
275 <table class="memname">
277 <td class="memname">#define DFSR_Ext_Pos   12U</td>
280 </div><div class="memdoc">
282 <p>DFSR: Ext Position. </p>
286 <a id="ga23b688e81c0378b5cd75acb53896bb5e" name="ga23b688e81c0378b5cd75acb53896bb5e"></a>
287 <h2 class="memtitle"><span class="permalink"><a href="#ga23b688e81c0378b5cd75acb53896bb5e">◆ </a></span>DFSR_FS0_Msk</h2>
289 <div class="memitem">
290 <div class="memproto">
291 <table class="memname">
293 <td class="memname">#define DFSR_FS0_Msk   (0xFUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gae5d9bc62e71693bd9dc2a84bb4c82082">DFSR_FS0_Pos</a>)</td>
296 </div><div class="memdoc">
298 <p>DFSR: FS0 Mask. </p>
302 <a id="gae5d9bc62e71693bd9dc2a84bb4c82082" name="gae5d9bc62e71693bd9dc2a84bb4c82082"></a>
303 <h2 class="memtitle"><span class="permalink"><a href="#gae5d9bc62e71693bd9dc2a84bb4c82082">◆ </a></span>DFSR_FS0_Pos</h2>
305 <div class="memitem">
306 <div class="memproto">
307 <table class="memname">
309 <td class="memname">#define DFSR_FS0_Pos   0U</td>
312 </div><div class="memdoc">
314 <p>DFSR: FS0 Position. </p>
318 <a id="ga6540a3ca5b2dcf8f81bb37fbdbe9d746" name="ga6540a3ca5b2dcf8f81bb37fbdbe9d746"></a>
319 <h2 class="memtitle"><span class="permalink"><a href="#ga6540a3ca5b2dcf8f81bb37fbdbe9d746">◆ </a></span>DFSR_FS1_Msk</h2>
321 <div class="memitem">
322 <div class="memproto">
323 <table class="memname">
325 <td class="memname">#define DFSR_FS1_Msk   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga3faee10970931cadf7ff16069ce65a1a">DFSR_FS1_Pos</a>)</td>
328 </div><div class="memdoc">
330 <p>DFSR: FS1 Mask. </p>
334 <a id="ga3faee10970931cadf7ff16069ce65a1a" name="ga3faee10970931cadf7ff16069ce65a1a"></a>
335 <h2 class="memtitle"><span class="permalink"><a href="#ga3faee10970931cadf7ff16069ce65a1a">◆ </a></span>DFSR_FS1_Pos</h2>
337 <div class="memitem">
338 <div class="memproto">
339 <table class="memname">
341 <td class="memname">#define DFSR_FS1_Pos   10U</td>
344 </div><div class="memdoc">
346 <p>DFSR: FS1 Position. </p>
350 <a id="ga104bfa1e333340616fdbdc804948276f" name="ga104bfa1e333340616fdbdc804948276f"></a>
351 <h2 class="memtitle"><span class="permalink"><a href="#ga104bfa1e333340616fdbdc804948276f">◆ </a></span>DFSR_LPAE_Msk</h2>
353 <div class="memitem">
354 <div class="memproto">
355 <table class="memname">
357 <td class="memname">#define DFSR_LPAE_Msk   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga10f7b48c4f128c9be07c377bb60cfa7a">DFSR_LPAE_Pos</a>)</td>
360 </div><div class="memdoc">
362 <p>DFSR: LPAE Mask. </p>
366 <a id="ga10f7b48c4f128c9be07c377bb60cfa7a" name="ga10f7b48c4f128c9be07c377bb60cfa7a"></a>
367 <h2 class="memtitle"><span class="permalink"><a href="#ga10f7b48c4f128c9be07c377bb60cfa7a">◆ </a></span>DFSR_LPAE_Pos</h2>
369 <div class="memitem">
370 <div class="memproto">
371 <table class="memname">
373 <td class="memname">#define DFSR_LPAE_Pos   9U</td>
376 </div><div class="memdoc">
378 <p>DFSR: LPAE Position. </p>
382 <a id="ga7541052737038d737fd9fe00b9815140" name="ga7541052737038d737fd9fe00b9815140"></a>
383 <h2 class="memtitle"><span class="permalink"><a href="#ga7541052737038d737fd9fe00b9815140">◆ </a></span>DFSR_STATUS_Msk</h2>
385 <div class="memitem">
386 <div class="memproto">
387 <table class="memname">
389 <td class="memname">#define DFSR_STATUS_Msk   (0x3FUL << <a class="el" href="group__CMSIS__DFSR__BITS.html#gacb6fae1908b12c4900e2cdcc320c6c11">DFSR_STATUS_Pos</a>)</td>
392 </div><div class="memdoc">
394 <p>DFSR: STATUS Mask. </p>
398 <a id="gacb6fae1908b12c4900e2cdcc320c6c11" name="gacb6fae1908b12c4900e2cdcc320c6c11"></a>
399 <h2 class="memtitle"><span class="permalink"><a href="#gacb6fae1908b12c4900e2cdcc320c6c11">◆ </a></span>DFSR_STATUS_Pos</h2>
401 <div class="memitem">
402 <div class="memproto">
403 <table class="memname">
405 <td class="memname">#define DFSR_STATUS_Pos   0U</td>
408 </div><div class="memdoc">
410 <p>DFSR: STATUS Position. </p>
414 <a id="gabfbf482895e7620fe6727b54378c0f2a" name="gabfbf482895e7620fe6727b54378c0f2a"></a>
415 <h2 class="memtitle"><span class="permalink"><a href="#gabfbf482895e7620fe6727b54378c0f2a">◆ </a></span>DFSR_WnR_Msk</h2>
417 <div class="memitem">
418 <div class="memproto">
419 <table class="memname">
421 <td class="memname">#define DFSR_WnR_Msk   (1UL << <a class="el" href="group__CMSIS__DFSR__BITS.html#ga410420633e9ba47cdd1ae2d3df146866">DFSR_WnR_Pos</a>)</td>
424 </div><div class="memdoc">
426 <p>DFSR: WnR Mask. </p>
430 <a id="ga410420633e9ba47cdd1ae2d3df146866" name="ga410420633e9ba47cdd1ae2d3df146866"></a>
431 <h2 class="memtitle"><span class="permalink"><a href="#ga410420633e9ba47cdd1ae2d3df146866">◆ </a></span>DFSR_WnR_Pos</h2>
433 <div class="memitem">
434 <div class="memproto">
435 <table class="memname">
437 <td class="memname">#define DFSR_WnR_Pos   11U</td>
440 </div><div class="memdoc">
442 <p>DFSR: WnR Position. </p>
446 </div><!-- contents -->
447 </div><!-- doc-content -->
448 <!-- start footer part -->
449 <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
452 <script type="text/javascript">
454 writeFooter.call(this);