L1 Cache Functions give support to enable, clean and invalidate level 1 instruction and data caches, as well as to enable branch target address cache.
More...
L1 Cache Functions give support to enable, clean and invalidate level 1 instruction and data caches, as well as to enable branch target address cache.
◆ __L1C_CleanInvalidateCache()
Clean and Invalidate the entire data or unified cache Generic mechanism for cleaning/invalidating the entire data or unified cache to the point of coherency.
- Parameters
-
| [in] | op | 0 - invalidate, 1 - clean, otherwise - invalidate and clean |
- Deprecated:
- Use generic L1C_CleanInvalidateCache instead.
Generic mechanism for cleaning/invalidating the entire data or unified cache to the point of coherency.
The parameter op defines which cleaning/invalidation strategy should be used:
- 0 - Cache is invalidated using DCISW register.
- 1 - Cache is cleaned using DCCSW register.
- other - Cache is invalidated and cleaned using DCCISW register.
◆ L1C_CleanDCacheAll()
Clean the whole data cache.
◆ L1C_CleanDCacheMVA()
Clean data cache line by address.
- Parameters
-
| [in] | va | Pointer to data to clear the cache for. |
◆ L1C_CleanInvalidateCache()
Clean and Invalidate the entire data or unified cache Generic mechanism for cleaning/invalidating the entire data or unified cache to the point of coherency.
- Parameters
-
| [in] | op | 0 - invalidate, 1 - clean, otherwise - invalidate and clean |
Generic mechanism for cleaning/invalidating the entire data or unified cache to the point of coherency.
◆ L1C_CleanInvalidateDCacheAll()
Clean and invalidate the whole data cache.
◆ L1C_CleanInvalidateDCacheMVA()
Clean and Invalidate data cache by address.
- Parameters
-
| [in] | va | Pointer to data to invalidate the cache for. |
◆ L1C_DisableBTAC()
Disable Branch Prediction by clearing Z bit in SCTLR register.
◆ L1C_DisableCaches()
Disable Caches by clearing I and C bits in SCTLR register.
◆ L1C_EnableBTAC()
Enable Branch Prediction by setting Z bit in SCTLR register.
◆ L1C_EnableCaches()
Enable Caches by setting I and C bits in SCTLR register.
◆ L1C_InvalidateBTAC()
Invalidate entire branch predictor array.
◆ L1C_InvalidateDCacheAll()
Invalidate the whole data cache.
◆ L1C_InvalidateDCacheMVA()
Invalidate data cache line by address.
- Parameters
-
| [in] | va | Pointer to data to invalidate the cache for. |
◆ L1C_InvalidateICacheAll()
Invalidate the whole instruction cache.