2 FreeRTOS.org V4.6.0 - Copyright (C) 2003-2007 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 See http://www.FreeRTOS.org for documentation, latest information, license
\r
28 and contact details. Please ensure to read the configuration and relevant
\r
29 port sections of the online documentation.
\r
31 Also see http://www.SafeRTOS.com for an IEC 61508 compliant version along
\r
32 with commercial development and support options.
\r
33 ***************************************************************************
\r
37 /* BASIC INTERRUPT DRIVEN SERIAL PORT DRIVER.
\r
39 * This file only supports UART 1
\r
42 /* Standard includes. */
\r
45 /* Scheduler includes. */
\r
46 #include "FreeRTOS.h"
\r
50 /* Demo application includes. */
\r
53 /* Constants required to setup the hardware. */
\r
54 #define serTX_AND_RX ( ( unsigned portCHAR ) 0x03 )
\r
56 /* Misc. constants. */
\r
57 #define serNO_BLOCK ( ( portTickType ) 0 )
\r
59 /* Enable the UART Tx interrupt. */
\r
60 #define vInterruptOn() IFG2 |= UTXIFG1
\r
62 /* The queue used to hold received characters. */
\r
63 static xQueueHandle xRxedChars;
\r
65 /* The queue used to hold characters waiting transmission. */
\r
66 static xQueueHandle xCharsForTx;
\r
68 static volatile portSHORT sTHREEmpty;
\r
70 /*-----------------------------------------------------------*/
\r
72 xComPortHandle xSerialPortInitMinimal( unsigned portLONG ulWantedBaud, unsigned portBASE_TYPE uxQueueLength )
\r
74 unsigned portLONG ulBaudRateCount;
\r
76 /* Initialise the hardware. */
\r
78 /* Generate the baud rate constants for the wanted baud rate. */
\r
79 ulBaudRateCount = configCPU_CLOCK_HZ / ulWantedBaud;
\r
81 portENTER_CRITICAL();
\r
83 /* Create the queues used by the com test task. */
\r
84 xRxedChars = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
85 xCharsForTx = xQueueCreate( uxQueueLength, ( unsigned portBASE_TYPE ) sizeof( signed portCHAR ) );
\r
90 /* Set pin function. */
\r
91 P4SEL |= serTX_AND_RX;
\r
93 /* All other bits remain at zero for n, 8, 1 interrupt driven operation.
\r
95 U1CTL |= CHAR + LISTEN;
\r
98 /* Setup baud rate low byte. */
\r
99 U1BR0 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
101 /* Setup baud rate high byte. */
\r
102 ulBaudRateCount >>= 8UL;
\r
103 U1BR1 = ( unsigned portCHAR ) ( ulBaudRateCount & ( unsigned portLONG ) 0xff );
\r
105 /* Enable ports. */
\r
106 ME2 |= UTXE1 + URXE1;
\r
111 /* Nothing in the buffer yet. */
\r
112 sTHREEmpty = pdTRUE;
\r
114 /* Enable interrupts. */
\r
115 IE2 |= URXIE1 + UTXIE1;
\r
117 portEXIT_CRITICAL();
\r
119 /* Unlike other ports, this serial code does not allow for more than one
\r
120 com port. We therefore don't return a pointer to a port structure and can
\r
121 instead just return NULL. */
\r
124 /*-----------------------------------------------------------*/
\r
126 signed portBASE_TYPE xSerialGetChar( xComPortHandle pxPort, signed portCHAR *pcRxedChar, portTickType xBlockTime )
\r
128 /* Get the next character from the buffer. Return false if no characters
\r
129 are available, or arrive before xBlockTime expires. */
\r
130 if( xQueueReceive( xRxedChars, pcRxedChar, xBlockTime ) )
\r
139 /*-----------------------------------------------------------*/
\r
141 signed portBASE_TYPE xSerialPutChar( xComPortHandle pxPort, signed portCHAR cOutChar, portTickType xBlockTime )
\r
143 signed portBASE_TYPE xReturn;
\r
145 /* Transmit a character. */
\r
147 portENTER_CRITICAL();
\r
149 if( sTHREEmpty == pdTRUE )
\r
151 /* If sTHREEmpty is true then the UART Tx ISR has indicated that
\r
152 there are no characters queued to be transmitted - so we can
\r
153 write the character directly to the shift Tx register. */
\r
154 sTHREEmpty = pdFALSE;
\r
155 U1TXBUF = cOutChar;
\r
160 /* sTHREEmpty is false, so there are still characters waiting to be
\r
161 transmitted. We have to queue this character so it gets
\r
162 transmitted in turn. */
\r
164 /* Return false if after the block time there is no room on the Tx
\r
165 queue. It is ok to block inside a critical section as each task
\r
166 maintains it's own critical section status. */
\r
167 xReturn = xQueueSend( xCharsForTx, &cOutChar, xBlockTime );
\r
169 /* Depending on queue sizing and task prioritisation: While we
\r
170 were blocked waiting to post on the queue interrupts were not
\r
171 disabled. It is possible that the serial ISR has emptied the
\r
172 Tx queue, in which case we need to start the Tx off again
\r
173 writing directly to the Tx register. */
\r
174 if( ( sTHREEmpty == pdTRUE ) && ( xReturn == pdPASS ) )
\r
176 /* Get back the character we just posted. */
\r
177 xQueueReceive( xCharsForTx, &cOutChar, serNO_BLOCK );
\r
178 sTHREEmpty = pdFALSE;
\r
179 U1TXBUF = cOutChar;
\r
183 portEXIT_CRITICAL();
\r
187 /*-----------------------------------------------------------*/
\r
189 #ifdef MSP_ROWLEY_RB_PORT
\r
191 /* Serial interrupt service routines for the RB port. */
\r
194 * UART RX interrupt service routine.
\r
196 void vRxISR( void ) __interrupt[ UART1RX_VECTOR ]
\r
198 signed portCHAR cChar;
\r
200 /* Get the character from the UART and post it on the queue of Rxed
\r
204 if( xQueueSendFromISR( xRxedChars, &cChar, pdFALSE ) )
\r
206 /*If the post causes a task to wake force a context switch
\r
207 as the woken task may have a higher priority than the task we have
\r
212 /*-----------------------------------------------------------*/
\r
215 * UART Tx interrupt service routine.
\r
217 void vTxISR( void ) __interrupt[ UART1TX_VECTOR ]
\r
219 signed portCHAR cChar;
\r
220 portBASE_TYPE xTaskWoken;
\r
222 /* The previous character has been transmitted. See if there are any
\r
223 further characters waiting transmission. */
\r
225 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
227 /* There was another character queued - transmit it now. */
\r
232 /* There were no other characters to transmit. */
\r
233 sTHREEmpty = pdTRUE;
\r
238 /*-----------------------------------------------------------*/
\r
240 #ifdef MSP_ROWLEY_MP_PORT
\r
242 /* Serial port interrupts for the alternative port code. */
\r
244 void ISRCom1Rx( void )
\r
246 signed portCHAR cChar;
\r
248 /* Get the character from the UART and post it on the queue of Rxed
\r
252 if( xQueueSendFromISR( xRxedChars, &cChar, pdFALSE ) )
\r
254 /*If the post causes a task to wake force a context switch
\r
255 as the woken task may have a higher priority than the task we have
\r
257 portEXIT_SWITCHING_ISR( pdTRUE );
\r
260 /*-----------------------------------------------------------*/
\r
262 void ISRCom1Tx( void )
\r
264 signed portCHAR cChar;
\r
265 portBASE_TYPE xTaskWoken;
\r
267 /* The previous character has been transmitted. See if there are any
\r
268 further characters waiting transmission. */
\r
270 if( xQueueReceiveFromISR( xCharsForTx, &cChar, &xTaskWoken ) == pdTRUE )
\r
272 /* There was another character queued - transmit it now. */
\r
277 /* There were no other characters to transmit. */
\r
278 sTHREEmpty = pdTRUE;
\r
283 /*-----------------------------------------------------------*/
\r